Low-Distortion Signal Generation for ADC Testing
|
|
- Brice Simon
- 5 years ago
- Views:
Transcription
1 214 IEEE International Test Conference Low-Distortion Signal Generation for ADC Testing Fumitaka Abe, Yutaro Kobayashi Kenji Sawada, Keisuke Kato Osamu Kobayashi, Haruo Kobayashi Gunma University STARC
2 2/41 Research Objectives Use an Arbitrary Waveform Generator (AWG) as low-cost low-distortion signal source for ADC testing Validate our 3 rd -harmonic-cancelling phase-switching signal generation technique Perform analysis, simulation, and experiments using AWGs for ADC testing
3 Expected Advantage of Our Solution Conventional Method Filter A Tough LPF requirements Filter B 4dB 4dB f in 1kHz 3f in 3kHz f in 3kHz 3f in 9kHz Our Method Filter C Relaxed LPF requirements Filter C 1dB f in 1kHz 1 2 f s 15kHz 1 2 f s f in 14kHz f in 3kHz 1 2 f s f in 12kHz 1 2 f s 15kHz 3/41
4 4/41 Outline Background to this research Proposed solution Problems with proposed solution Remedy 1 Remedy 2 Experimental results Conclusions
5 5/41 Outline Background to this research Proposed solution Problems with proposed solution Remedy 1 Remedy 2 Experimental results Conclusions
6 6/41 Background to this Research ADCs are important part of mixed-signal SOCs. Need a low-cost, low-distortion signal source for ADC linearity testing. #1: Use existing AWGs in testers low cost # 2: Develop a technique that doesn t require identification of AWG nonlinearity, just a DSP program change.
7 7/41 ADC Testing with Sine Signal ADC test signal Test result AWG ADC Reference level Allowable fundamental Go ADC linearity test fundamental ADC HD3 No Go ADC HD3 measurement
8 Problem with Conventional Method ADC test signal AWG ADC Test result fundamental HD3 Test signal Generation AWG HD3+ADC HD3 fundamental ADC HD3 cannot be measured accurately. Low quality test AWG HD3 8/41
9 Research Objective ADC test signal AWG Test signal Generation ADC ADC test result fundamental HD3 only program change fundamental Only ADC HD3 High quality test AWG HD3 reduction 9/41
10 1/41 Outline Background to this research Proposed solution Problems with proposed solution Remedy 1 Remedy 2 Experimental results Conclusion
11 Power [db] 11/41 Conventional Signal Generation with AWG AWG DSP Din DAC A CLK Din X X X X AWG sampling frequency: fs(awg) = 1/Ts fin DAC has 3 rd order nonlinearity fin Normalized frequency f/fs
12 Power [db] Proposed Signal Generation with AWG AWG Θ = π/3 DSP Din DAC CLK Din X X1 X X1 X = 1.15Acos(2πf in nt s π/6) fs/2-fin X 1 = 1.15Acos(2πf in nt s + π/6) -1-2 fin fs/2-3fin HD3 is cancelled Normalized frequency f/fs 12/41
13 Phase Switching Conventional 3 rd order non-linear system Phase rotation by x3 Principle of 3 rd Harmonics Cancellation fundamental: fin 3 rd harmonics: 3 fin Θ = π/3 3Θ = π Two waves with phase difference π are cancelled 13/41
14 Voltage [V] Power [dbm] Voltage [V] Power [dbm] Conventional and Phase Switching Signals 1V Waveform Conventional Measured Power Spectrum fundamental:9.dbm HD3:-68.dBm 3 rd harmonic 3 rd harmonic Time [sec] Frequency [khz] Frequency [MHz] 1.15V Waveform Phase Switching fundamental:9.dbm HD3:-78.2dBm fs/2-fin :-.91dBm 3 rd harmonic 3 rd harmonic Time [sec] π/3 Frequency [khz] Frequency [MHz] 14/41
15 15/41 Outline Research background Proposed solution Problems of proposed solution Remedy 1 Remedy 2 Experimental results Conclusion
16 Power [db] Power [db] Power [db] Power [db] Power [db] Power [db] 16/41 Conditions of HD3 Cancellation in Cascaded System Input signal 3 rd nonlinearity 3 rd nonlinearity 3 rd 3 次 nonlinearity 非線形 -1 generation -1 generation -1 generation Conventional Normalized Frequency f/fs Normalized Frequency f/fs Normalized Frequency f/fs Phase switching -2-3 cancellation Normalized Frequency f/fs -2-3 cancellation Normalized Frequency f/fs -2-3 cancellation Normalized Frequency f/fs
17 Problem of Phase Switching Signal Generation Ideal Nonlinearity Model fundamental ADC fundamental HD3 Phase switching Spurious due to phase switching HD3 due to ADC nonlinearity fundamental ADC fundamental HD3 Reduction of HD3 due to AWG nonlinearity Reduction of HD3 due to ADC nonlinearity Big problem! 17/41
18 18/41 Model for Theoretical Analysis AWG Input with Phase Switching n: odd AWG Nonlinearity Model n: even ADC Nonlinearity Model For simplicity fs(awg)=fs(adc) w/o LPF AWG ADC
19 19/41 AWG Output signal large spurious small
20 Direct Application of Phase Switching Signal ADC output Z(n) components signal HD3 By calculation : : CANNOT measure ADC HD3. 2/41
21 21/41 Outline Research background Proposed solution Problems of proposed solution Remedy 1 Remedy 2 Experimental results Conclusion
22 AWG Output and Low Pass Filtering w/ LPF AWG LPF ADC 22/41
23 Application of Phase Switching and LPF ADC output Z(n) components signal HD3 By calculation : : ADC HD3 can be measured. 23/41
24 Spurious Attenuation Effect AWG output and low pass filtering q 24/41
25 図 2.1(B) ADC の HD3 3 次高調波の本来値からのずれ Measurement Error [%] [%] 25/41 LPF reduction ADC MATLAB Simulation Results Spurious reduction at fs/2-fin HD3 measurement Error 1-2 1dB 2dB 1%.1% fs/2-finスプリアスの減衰量 [db] Spurious reduction at fs/2-fin [db]
26 26/41 Outline Research background Proposed solution Problems of proposed solution Remedy 1 Remedy 2 Experimental results Conclusion
27 Voltage Codes ADC Analog input Inside ADC Digital output Reproduction of phase switching signal Time π/3 π HD3 cancellation Sample Number Similar ADC HD3 can NOT be measured accurately 27/41
28 Voltage Codes ADC folded Analog input Inside ADC Digital output Reproduction of phase switching signal 3 2 Time π/3 π HD3 cancellation Sample Number ADC HD3 can be measured accurately Different 28/41
29 29/41 Conditions for Accurate ADC HD3 Measurement LPF reduction ADC folded 1 2 Change sampling frequency by folding Accurate measurement of ADC output HD3 with phase switching signal
30 3/41 Outline Research background Proposed solution Problems of proposed solution Remedy 1 Remedy 2 Experimental results Conclusion
31 31/41 ADC 3 rd Harmonic Measurement Diagram Agilent 3322A Oscilloscope, Spectrum Analyzer AWG LPF ADC 14bit DAC Satisfying Remedy 1 digital output CLK ADI AD7356 MHz 12bit SAR ADC PC Evaluation board EVAL CED1Z FFT AD7356 output ADC test signal generation Conventional Phase switching Satisfying Remedy 2
32 Experimental Environment for ADC Testing PC1 for test signal program Spectrum Analyzer for test signal analysis fs(awg)=1mhz, fin=2khz fs(adc)= mhz Oscilloscope for test signal analysis AWG 3322A for test signal generation Common mode noise suppression by a choke coil PC2 for ADC output analysis EVAL-CED1Z for generating sampling clock, etc. ADC AD7356 (12bit) 6 samples Device Under Test Low Pass Filters 32/41
33 Analog LPF Design for ADC Testing Oscilloscope, Spectrum Analyzer DUT AWG LPF ADC digital output CLK PC Evaluation board FFT AD7356 output Agilent 3322A Design Implementation Evaluation ADI AD MHz EVAL CED1Z 2kHz HD3@6kHz removal 2kHz Phase switching attenuation fs/2-fin fc=25khz 5 th order LC Butterworth LPF fs/2-fin fc= 1MHz, 2MHz, 2.7MHz, 3.7MHz 4 th order LC Butterworth LPF 33/41
34 34/41 LPF Implementation Oscilloscope, Spectrum Analyzer DUT AWG LPF ADC digital output CLK PC Evaluation board FFT AD7356 output Agilent 3322A Design Implementation Evaluation ADI AD MHz EVAL CED1Z fc=25khz fc=1mhz fc=2mhz fc=2.7mhz fc=3.7mhz fc=1mhz fc=2mhz fc=2.7mhz fc=3.7mhz for HD3 reduction for fs/2-fin spurious reduction
35 Gain[dB] LPF Evaluation with Frequency Response Analysis Oscilloscope, Spectrum Analyzer DUT AWG LPF ADC Agilent 3322A Design Implementation Evaluation ADI AD7356 digital output CLK MHz PC Evaluation board EVAL CED1Z FFT AD7356 output HD Frequency[Hz] fc=25khz fc=1mhz fc=2mhz fc=2.7mhz fc=3.7mhz - 6kHz - 54 db@4.8mhz - 3 db@4.8mhz - 17 db@4.8mhz - 8. db@4.8mhz 35/41
36 Voltage [V] Codes Voltage [V] Codes Voltage [V] Codes Voltage [V] Voltage [V] Codes Voltage [V] Codes Measured Waveforms of ADC Input and Output Phase Switching Signal kHz Time LPF Phase switching spurious@4.8mhz attenuation fs/2-fin Conventional fs/2-fin Spurious -8dB -17dB -3dB -54dB Analog Input Time Time Time Time Time A/D Conversion Sample Number Sample Number Sample Number Sample Number 3 2 Digital output Sample Number Spectrum Analysis HD3 Measurement 36/41
37 power [dbfs] Power [dbfs] Power [dbfs] 37/41 Comparison of Conventional and Proposed Methods Conventional w/o LPF Phase switching w/ LPF (fc=1mhz) rd 3 rd LPF - 54dB 2-2+ Frequency [MHz] Frequency [MHz] Conventional w/ LPF (fc=25khz) True ADC HD3: -94.6dBFs 3 rd True ADC HD3 Conventional method Measured HD3: -88.1dBFs Error 6.8% AWG 由来 3 次高調波をフィルタによりカットした手法 Frequency [MHz] Proposed method Measured HD3: -92.6dBFs Error 2.1%
38 ADC 3 rd harmonics detection error [%] ADC 3 rd harmonics detection error [%] ADC 3 rd harmonics detection error [%] ADC 3 rd harmonics detection error [%] ADC 3 rd harmonics detection error [%] ADC 3 rd harmonics detection error [%] ADC HD3 Measurement Results Spurious Supurious@fs/2-fin@ attenuation [db] [db] conventional phase switching Supurious@fs/2-fin attenuation [db] attenuation [db] ADC (AD7356) HD3 measurement error reduction is verified 18 Sample 1 Sample 2 Sample Spurious attenuation attenuation [db] [db] Supurious@fs/2-fin fs/2-fin attenuation [db] attenuation [db] Supurious@fs/2-fin attenuation [db] [db] 18 Sample 4 Sample 5 Sample Supurious@fs/2-fin attenuation [db] attenuation [db] 38/41
39 39/41 Outline Research background Proposed solution Problems of proposed solution Remedy 1 Remedy 2 Experimental results Conclusion
40 Conclusions Low distortion sine signal generation Without AWG hardware modification Just AWG program change and a simple analog LPF Verified with AWG (Agilent 3322) 6 samples of 12bit SAR ADC (AD7356) Greatly improved quality of ADC Linearity testing at virtually no extra cost. 4/41
41 41/41 Future Work Generalization to other types of low distortion sinusoidal signal generation - HD2, HD2&HD3 cancellation for 1-tone - IMD3 cancellation for 2-tone We have partially verified these. Detailed theoretical analysis, simulations, and experiments are underway.
High-Frequency Low-Distortion Signal Generation Algorithm with AWG
High-Frequency Low-Distortion Signal Generation Algorithm with AWG Shohei Shibuya, Yutaro Kobayashi Haruo Kobayashi Gunma University 1/31 Research Objective 2/31 Objective Low-distortion sine wave generation
More informationTwo-Tone Signal Generation for Communication Application ADC Testing
The 21 st Asian Test Symposium 2012 Toki Messe Niigata Convention Center, Niigata, Japan 21/Nov./2012 Two-Tone Signal Generation for Communication Application ADC Testing K. Kato, F. Abe, K. Wakabayashi,
More informationLow-IMD Two-Tone Signal Generation for ADC Testing
18 th International Mixed-Signals, Sensors, and Systems Test Workshop May 15 2012 @ Taipei, Taiwan Low-IMD Two-Tone Signal Generation for ADC Testing K. Kato, F. Abe, K. Wakabayashi, T. Yamada, H. Kobayashi,
More informationLow-Distortion Sinewave Generation Method Using Arbitrary Waveform Generator
DOI 0.007/s0836-02-5293-4 Low-Distortion Sinewave Generation Method Using Arbitrary Waveform Generator Kazuyuki Wakabayashi Keisuke Kato Takafumi Yamada Osamu Kobayashi Haruo Kobayashi Fumitaka Abe Kiichi
More informationADC Linearity Test Signal Generation Algorithm
APCCAS Session : Accord Network Room Test Technology Ⅰ ID : 1569327697 ADC Linearity Test Signal Generation Algorithm S. Uemori, T. J. Yamaguchi, S. Ito, Y. Tan, H. Kobayashi, N. Takai Gunma University,
More informationHideo Okawara s. Mixed Signal Lecture Series
Hideo Okawara s Mixed Signal Lecture Series DSP-Based Testing Fundamentals 3 DAC Output Waveform Verigy Japan July 2008 1/7 Preface to the Series ADC and DAC are the most typical mixed signal devices.
More informationAccurate Harmonics Measurement by Sampler Part 2
Accurate Harmonics Measurement by Sampler Part 2 Akinori Maeda Verigy Japan akinori.maeda@verigy.com September 2011 Abstract of Part 1 The Total Harmonic Distortion (THD) is one of the major frequency
More informationPhase Noise Measurement Techniques Using Delta-Sigma TDC
19 th IEEE IMS3TW, Porto Alegre, Brazil Sept. 17, 2014 Phase Noise Measurement Techniques Using Delta-Sigma TDC Yusuke Osawa Daiki Hirabayashi Naohiro Harigai Haruo Kobayashi Kiichi Niitsu Osamu Kobayashi
More informationChallenge for Analog Circuit Testing in Mixed-Signal SoC
Dec. 16, 2016 Challenge for Analog Circuit Testing in Mixed-Signal SoC Haruo Kobayashi Professor, Gunma University koba@gunma-u.ac.jp Contents 1. Introduction 2. Review of Analog Circuit Testing in Mixed-Signal
More informationIssues and Challenges of Analog Circuit Testing in Mixed-Signal SOC
VDEC D2T Symposium Dec. 11 2009 Issues and Challenges of Analog Circuit Testing in Mixed-Signal SOC Haruo Kobayashi Gunma University k_haruo@el.gunma-u.ac.jp 1 Contents 1. Introduction 2. Review of Analog
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationLinearity Enhancement Algorithms for I-Q Signal Generation
B6-1 10:15-10:45 Nov. 6, 2015 (Fri) 1 /55 Invited paper Linearity Enhancement Algorithms for I-Q Signal Generation - DWA and Self-Calibration Techniques - M. Murakami H. Kobayashi S. N. B. Mohyar T. Miki
More informationMulti-bit Sigma-Delta TDC Architecture for Digital Signal Timing Measurement
IEEE International ixed-signals, Sensors, and Systems Test Workshop, Taipei, 22 ulti-bit Sigma-Delta TDC Architecture for Digital Signal Timing easurement S. emori,. Ishii, H. Kobayashi, O. Kobayashi T.
More informationThe Fundamentals of Mixed Signal Testing
The Fundamentals of Mixed Signal Testing Course Information The Fundamentals of Mixed Signal Testing course is designed to provide the foundation of knowledge that is required for testing modern mixed
More informationHow to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion
How to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion Axel Thomsen, Design Manager Silicon Laboratories Inc. Austin, TX 1 Why this talk? A
More informationMaximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation
Maximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation Marjorie Plisch Applications Engineer, Signal Path Solutions November 2012 1 Outline Overview of the issue Sources of spurs
More informationSHF Communication Technologies AG
SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax +49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 78210 B Synthesized
More informationA 12 bit 125 MHz ADC USING DIRECT INTERPOLATION
A 12 bit 125 MHz ADC USING DIRECT INTERPOLATION Dr R Allan Belcher University of Wales Swansea and Signal Conversion Ltd, 8 Bishops Grove, Swansea SA2 8BE Phone +44 973 553435 Fax +44 870 164 0107 E-Mail:
More informationSigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC
Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise
More informationSSC Applied High-speed Serial Interface Signal Generation and Analysis by Analog Resources. Hideo Okawara Verigy Japan K.K.
SSC Applied High-speed Serial Interface Signal Generation and Analysis by Analog Resources Hideo Okawara Verigy Japan K.K. 1 Purpose High-speed Serial Interface SSC Applied Signal Waveform Application
More informationMultitone Curve-Fitting Algorithms for Communication Application ADC Testing
Electronics and Communications in Japan, Part 2, Vol. 86, No. 8, 2003 Translated from Denshi Joho Tsushin Gakkai Ronbunshi, Vol. J86-C, No. 2, February 2003, pp. 186 196 Multitone Curve-Fitting Algorithms
More information10GBASE-T Transmitter SNDR Definition (System ID Approach) IEEE P802.3an Task Force Santa Clara, Feb 2005 Albert Vareljian, Hiroshi Takatori KeyEye
10GBASE-T Transmitter SNDR Definition (System ID Approach) IEEE P802.3an Task Force Santa Clara, Feb 2005 Albert Vareljian, Hiroshi Takatori KeyEye 1 OUTLINE Transmitter Performance Evaluation Block Diagram
More informationAPPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection
Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942
More informationTiming Error Analysis in Digital-to-Analog Converters
Timing Error Analysis in Digital-to-Analog Converters - Effects of Sampling Clock Jitter and Timing Skew (Glitch) - Shinya Kawakami, Haruo Kobayashi, Naoki Kurosawa, Ikkou Miyauchi, Hideyuki Kogure, Takanori
More informationPHY PMA electrical specs baseline proposal for 803.an
PHY PMA electrical specs baseline proposal for 803.an Sandeep Gupta, Teranetics Supported by: Takeshi Nagahori, NEC electronics Vivek Telang, Vitesse Semiconductor Joseph Babanezhad, Plato Labs Yuji Kasai,
More informationAnalog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999
Analog-to-Digital Converter Survey & Analysis Update: July 16,1999 References: 1. R.H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol. 17,
More informationEnhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation
Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation Angelo Zucchetti Advantest angelo.zucchetti@advantest.com Introduction Presented in this article is a technique for generating
More informationHideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 6 Spectrum Analysis -- FFT
Hideo Okawara s Mixed Signal Lecture Series DSP-Based Testing Fundamentals 6 Spectrum Analysis -- FFT Verigy Japan October 008 Preface to the Series ADC and DAC are the most typical mixed signal devices.
More informationDigital Calibration for Current-Steering DAC Linearity Enhancement
Digital Calibration for Current-Steering DAC Linearity Enhancement Faculty of Science and Technology, Division of Electronics & Informatics Gunma University Shaiful Nizam Mohyar, Haruo Kobayashi Gunma
More informationAudio Engineering Society. Convention Paper. Presented at the 122nd Convention 2007 May 5 8 Vienna, Austria
Audio Engineering Society Convention Paper Presented at the 122nd Convention 2007 May 5 8 Vienna, Austria The papers at this Convention have been selected on the basis of a submitted abstract and extended
More informationSampling and Quantization
University of Saskatchewan EE Electrical Engineering Laboratory Sampling and Quantization Safety The voltages used in this experiment are less than V and normally do not present a risk of shock. However,
More informationAdvanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs
Advanced AD/DA converters Overview Why ΔΣ DACs ΔΣ DACs Architectures for ΔΣ DACs filters Smoothing filters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Advanced
More informationEMI Reduction by Extended Spread Spectrum in Switching Converter
EMI Reduction by Extended Spread Spectrum in Switching Converter (EMCJ WS 2015, Bangkok) Yasunori Kobori* Nobukazu Tsukiji**, Nobukazu Takai**, Haruo Kobayashi** *National Institute of Technology, Oyama
More informationReconfigurable Low-Power Continuous-Time Sigma-Delta Converter for Multi- Standard Applications
ECEN-60: Mixed-Signal Interfaces Instructor: Sebastian Hoyos ASSIGNMENT 6 Reconfigurable Low-Power Continuous-Time Sigma-Delta Converter for Multi- Standard Applications ) Please use SIMULINK to design
More informationCLOUDSDR RFSPACE #CONNECTED SOFTWARE DEFINED RADIO. final design might vary without notice
CLOUDSDR #CONNECTED SOFTWARE DEFINED RADIO final design might vary without notice 1 - PRELIMINARY SPECIFICATIONS http://www.rfspace.com v0.1 RFSPACE CloudSDR CLOUDSDR INTRODUCTION The RFSPACE CloudSDR
More informationAnalog and RF circuit techniques in nanometer CMOS
Analog and RF circuit techniques in nanometer CMOS Bram Nauta University of Twente The Netherlands http://icd.ewi.utwente.nl b.nauta@utwente.nl UNIVERSITY OF TWENTE. Outline Introduction Balun-LNA-Mixer
More informationSETTING UP A WIRELESS LINK USING ME1000 RF TRAINER KIT
SETTING UP A WIRELESS LINK USING ME1000 RF TRAINER KIT Introduction S Kumar Reddy Naru ME Signal Processing S. R. No - 05812 The aim of the project was to try and set up a point to point wireless link.
More informationNoise Power Ratio for the GSPS
Noise Power Ratio for the GSPS ADC Marjorie Plisch 1 Noise Power Ratio (NPR) Overview Concept History Definition Method of Measurement Notch Considerations Theoretical Values RMS Noise Loading Level 2
More informationSAMPLING AND RECONSTRUCTING SIGNALS
CHAPTER 3 SAMPLING AND RECONSTRUCTING SIGNALS Many DSP applications begin with analog signals. In order to process these analog signals, the signals must first be sampled and converted to digital signals.
More informationIntegrated Microsystems Laboratory. Franco Maloberti
University of Pavia Integrated Microsystems Laboratory Power Efficient Data Convertes Franco Maloberti franco.maloberti@unipv.it OUTLINE Introduction Managing the noise power budget Challenges of State-of-the-art
More informationA new method of spur reduction in phase truncation for DDS
A new method of spur reduction in phase truncation for DDS Zhou Jianming a) School of Information Science and Technology, Beijing Institute of Technology, Beijing, 100081, China a) zhoujm@bit.edu.cn Abstract:
More informationEE247 Lecture 14. To avoid having EE247 & EE 142 or EE290C midterms on the same day, EE247 midterm moved from Oct. 20 th to Thurs. Oct.
Administrative issues EE247 Lecture 14 To avoid having EE247 & EE 142 or EE29C midterms on the same day, EE247 midterm moved from Oct. 2 th to Thurs. Oct. 27 th Homework # 4 due on Thurs. Oct. 2 th H.K.
More informationOn-Chip Automatic Analog Functional Testing and Measurements
On-Chip Automatic Analog Functional Testing and Measurements Chuck Stroud, Foster Dai, and Dayu Yang Electrical & Computer Engineering Auburn University from presentation to Select Universities Technology,
More informationI-Q Signal Generation Techniques for Communication IC Testing and ATE Systems
2016 IEEE International Test Conference I-Q Signal Generation Techniques for Communication IC Testing and ATE Systems M. Murakami, H. Kobayashi, S. N. B. Mohyar O. Kobayashi, T. Miki, J. Kojima Gunma University
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationADVANCED WAVEFORM GENERATION TECHNIQUES FOR ATE
ADVANCED WAVEFORM GENERATION TECHNIQUES FOR ATE Christopher D. Ziomek Emily S. Jones ZTEC Instruments, Inc. 7715 Tiburon Street NE Albuquerque, NM 87109 Abstract Comprehensive waveform generation is an
More informationMeasuring 3rd order Intercept Point (IP3 / TOI) of an amplifier
Measuring 3rd order Intercept Point (IP3 / TOI) of an amplifier Why measuring IP3 / TOI? IP3 is an important parameter for nonlinear systems like mixers or amplifiers which helps to verify the quality
More informationReconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface
SPECIFICATIONS PXIe-5645 Reconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface Contents Definitions...2 Conditions... 3 Frequency...4 Frequency Settling Time... 4 Internal Frequency Reference...
More informationA Faster Method for Accurate Spectral Testing without Requiring Coherent Sampling
A Faster Method for Accurate Spectral Testing without Requiring Coherent Sampling Minshun Wu 1,2, Degang Chen 2 1 Xi an Jiaotong University, Xi an, P. R. China 2 Iowa State University, Ames, IA, USA Abstract
More informationBit Resolution Enhancement
Bit Resolution Enhancement REV: 01 May. 18, 2013 The objective of this article is to illustrate the advantages of the hardware DSP based bit resolution enhancement function of the second-generation VT
More informationSelectable Notch Frequencies of EMI Spread Spectrum Using Pulse Modulation in Switching Converter. ( IEEE ASICON 2015, Chengdu ) Yasunori Kobori*
Selectable Notch Frequencies of EMI Spread Spectrum Using Pulse Modulation in Switching Converter ( IEEE ASICON 2015, Chengdu ) Yasunori Kobori* Takuya Arafune**, Nobukazu Tsukiji**, Nobukazu Takai**,
More informationMusic 270a: Fundamentals of Digital Audio and Discrete-Time Signals
Music 270a: Fundamentals of Digital Audio and Discrete-Time Signals Tamara Smyth, trsmyth@ucsd.edu Department of Music, University of California, San Diego October 3, 2016 1 Continuous vs. Discrete signals
More informationPerformance Improvement of Delta-Sigma ADC/DAC/TDC Using Digital Technique
群馬大学 小林研究室 S38-1 Data Converters 15:45-16:15 PM Nov. 2, 2018 (Fri) Performance mprovement of Delta-Sigma ADC/DAC/TDC Using Digital Technique Haruo Kobayashi J.-L. Wei, M. Murakami, J. Kojima, N. Kushita,
More informationD/A Resolution Impact on a Poly-phase Multipath Transmitter
D/A Resolution Impact on a Poly-phase Multipath Transmitter Saqib Subhan, Eric A. M. Klumperink, Bram Nauta IC Design group, CTIT, University of Twente Enschede, The Netherlands s.subhan@utwente.nl Abstract
More informationEqualization of Multiple Interleaved Analog-to-Digital Converters (ADC s)
Equalization of Multiple Interleaved Analog-to-Digital Converters (ADC s) By: Semen Volfbeyn Anatoli Stein 1 Introduction Multiple interleaved Analog-to-Digital Converters (ADC s) are widely used to increase
More informationTesting A/D Converters A Practical Approach
Testing A/D Converters A Practical Approach Mixed Signal The seminar entitled Testing Analog-to-Digital Converters A Practical Approach is a one-day information intensive course, designed to address the
More informationTechniques for Characterizing Spurious Signals
Techniques for Characterizing Spurious Signals October 21, 2014 Riadh Said Product Manager Microwave and Communications Division Keysight Technologies Our Goals today Review the sweep time equation to
More informationf o Fig ECE 6440 Frequency Synthesizers P.E. Allen Frequency Magnitude Spectral impurity Frequency Fig010-03
Lecture 010 Introduction to Synthesizers (5/5/03) Page 010-1 LECTURE 010 INTRODUCTION TO FREQUENCY SYNTHESIZERS (References: [1,5,9,10]) What is a Synthesizer? A frequency synthesizer is the means by which
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering And Computer Sciences MULTIFREQUENCY CELL IMPEDENCE MEASUREMENT
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering And Computer Sciences MULTIFREQUENCY CELL IMPEDENCE MEASUREMENT EE247 Term Project Eddie Ng Mounir Bohsali Professor
More informationDigital Time-Interleaved ADC Mismatch Error Correction Embedded into High-Performance Digitizers
Digital Time-Interleaved ADC Mismatch Error Correction Embedded into High-Performance Digitizers BY PER LÖWENBORG, PH.D., DOCENT 1 TIME-INTERLEAVED ANALOG-TO-DIGITAL CONVERTERS AND MISMATCH ERRORS Achievable
More informationEstimation of Predetection SNR of LMR Analog FM Signals Using PL Tone Analysis
Estimation of Predetection SNR of LMR Analog FM Signals Using PL Tone Analysis Akshay Kumar akshay2@vt.edu Steven Ellingson ellingson@vt.edu Virginia Tech, Wireless@VT May 2, 2012 Table of Contents 1 Introduction
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationTechnical Specifications Revision 1.20
Verigy V93000 SOC MB Verigy AV8 V93000 SOC Analog MB AV8 Card Analog Card Technical s Revision 1.20 Verigy Ltd. Restricted Table of Contents MB AV8 Overview... 3 Software environment... 3 Scope of specifications...
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More information10GBASE-T Transmitter Key Specifications
10GBASE-T Transmitter Key Specifications Sandeep Gupta, Jose Tellado Teranetics, Santa Clara, CA sgupta@teranetics.com 5/19/2004 1 1000BASE-T Transmitter spec. overview Differential voltage at MDI output
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationfor amateur radio applications and beyond...
for amateur radio applications and beyond... Table of contents Numerically Controlled Oscillator (NCO) Basic implementation Optimization for reduced ROM table sizes Achievable performance with FPGA implementations
More informationNational Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer
National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer Kaustubh Wagle and Niels Knudsen National Instruments, Austin, TX Abstract Single-bit delta-sigma
More informationPulse Coding Controlled Switching Converter with Generating Automatic Frequency Tracking Notch Characteristics for Radio Receiver
Apr. 18 2018 (Wen) Pulse Coding Controlled Switching Converter with Generating Automatic Frequency Tracking Notch Characteristics for Radio Receiver Yifei Sun, Yi Xiong, Yasunori Kobori, Haruo Kobayashi
More informationEE-4022 Experiment 2 Amplitude Modulation (AM)
EE-4022 MILWAUKEE SCHOOL OF ENGINEERING 2015 Page 2-1 Student objectives: EE-4022 Experiment 2 Amplitude Modulation (AM) In this experiment the student will use laboratory modules to implement operations
More information6 Sampling. Sampling. The principles of sampling, especially the benefits of coherent sampling
Note: Printed Manuals 6 are not in Color Objectives This chapter explains the following: The principles of sampling, especially the benefits of coherent sampling How to apply sampling principles in a test
More informationDAC Architecture Comparison for SFDR Improvement
DAC Architecture Comparison for SFDR Improvement ETT-14-53 Shaiful Nizam Mohyar*, H. Kobayashi, Gunma University, Japan Universiti Malaysia Perlis, Malaysia Gunma University, Japan Outline Introduction
More informationSHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax
SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Application Note Jitter Injection
More informationDifferential Amplifiers
Differential Amplifiers Benefits of Differential Signal Processing The Benefits Become Apparent when Trying to get the Most Speed and/or Resolution out of a Design Avoid Grounding/Return Noise Problems
More informationXVIII IMEKO WORLD CONGRESS Metrology for a Sustainable Development September, 17 22, 2006, Rio de Janeiro, Brazil
XVIII IMEKO WORLD CONGRESS Metrology for a Sustainable Development September, 17 22, 2006, Rio de Janeiro, Brazil METROLOGICAL CHARATERIZATION OF A FAST DIGITAL INTEGRATOR FOR MAGNETIC MEASUREMENTS AT
More informationADVANCES in VLSI technology result in manufacturing
INTL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2013, VOL. 59, NO. 1, PP. 99 104 Manuscript received January 8, 2013; revised March, 2013. DOI: 10.2478/eletel-2013-0012 Rapid Prototyping of Third-Order
More informationProposal for Transmitter Electrical Specifications
Proposal for Transmitter Electrical Specifications IEEE P803.2an Task Force Vancouver, January 05 Chris Pagnanelli, Solarflare Communications Jose Tellado, Teranetics Albert Vareljian, KeyEye Communications
More informationFUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1
FUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1 Many of these slides were provided by Dr. Sebastian Hoyos January 2019 Texas A&M University 1 Spring, 2019 Outline Fundamentals of Analog-to-Digital
More informationINTRODUCTION TO COMMUNICATION SYSTEMS LABORATORY IV. Binary Pulse Amplitude Modulation and Pulse Code Modulation
INTRODUCTION TO COMMUNICATION SYSTEMS Introduction: LABORATORY IV Binary Pulse Amplitude Modulation and Pulse Code Modulation In this lab we will explore some of the elementary characteristics of binary
More informationRF Locking of Femtosecond Lasers
RF Locking of Femtosecond Lasers Josef Frisch, Karl Gumerlock, Justin May, Steve Smith SLAC Work supported by DOE contract DE-AC02-76SF00515 1 Overview FEIS 2013 talk discussed general laser locking concepts
More informationTestData Summary of 5.2GHz WLAN Direct Conversion RF Transceiver Board
Page 1 of 16 ========================================================================================= TestData Summary of 5.2GHz WLAN Direct Conversion RF Transceiver Board =========================================================================================
More informationApplication Note 106 IP2 Measurements of Wideband Amplifiers v1.0
Application Note 06 v.0 Description Application Note 06 describes the theory and method used by to characterize the second order intercept point (IP 2 ) of its wideband amplifiers. offers a large selection
More informationPXIe Contents CALIBRATION PROCEDURE. Reconfigurable 6 GHz RF Vector Signal Transceiver with 200 MHz Bandwidth
IBRATION PROCEDURE PXIe-5646 Reconfigurable 6 GHz Vector Signal Transceiver with 200 MHz Bandwidth This document contains the verification and adjustment procedures for the PXIe-5646 vector signal transceiver.
More informationLinearity Improvement Algorithms of Multi-bit ΔΣ DA Converter Combination of Unit Cell Re-ordering and DWA
Linearity Improvement Algorithms of Multi-bit ΔΣ DA Converter Combination of Unit Cell Re-ordering and DWA Nene Kushita a, Jun-ya Kojima b, Masahiro Murakami c and Haruo Kobayashi d Division of Electronics
More informationAD9410 Prototype Evaluation
AD941 Prototype Evaluation Grant Hampson May 13, 22 Introduction This document describes the evaluation of a 2MHz analogue-to-digital converter acquisition evaluation board. The evaluation board contains
More informationAudio Amplifier Design utilising Spectrum Analysis
Audio Spectrum Analysis and FFT Spectrum Analyzers Page 1 of 6 Audio Amplifier Design utilising Spectrum Analysis This application note looks at the use of the Pico ADC216 converter to help with audio
More informationHideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 14 FIR Filter
Hideo Okawara s Mixed Signal Lecture Series DSP-Based Testing Fundamentals 14 FIR Filter Verigy Japan June 2009 Preface to the Series ADC and DAC are the most typical mixed signal devices. In mixed signal
More informationHideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 37 F-matrix Simulation TDR
Hideo Okawara s Mixed Signal Lecture Series DSP-Based Testing Fundamentals 37 F-matrix Simulation TDR Verigy Japan June 2011 Preface to the Series ADC and DAC are the most typical mixed signal devices.
More informationPerformance Evaluation of a 915-MHz FSK SoC Radio Transceiver
Laboratory Exercise 10 (Last updated: 14/02/2017, Tamás Krébesz) Performance Evaluation of a 915-MHz FSK SoC Radio Transceiver Required knowledge Digital communication schemes, especially frequency-shift-keying
More informationImpact of mm-wave Range and Large Bandwidth on RF System Design. R&S Taiwan Feiyu Chen
Impact of mm-wave Range and Large Bandwidth on RF System Design R&S Taiwan Feiyu Chen Simplified RF Architecture ı ITU Band 11 (Extremely High Frequency) 30 to 300 GHz ı Wavelength range 1 to 10 mm Digital
More informationLaboratory Assignment 2 Signal Sampling, Manipulation, and Playback
Laboratory Assignment 2 Signal Sampling, Manipulation, and Playback PURPOSE This lab will introduce you to the laboratory equipment and the software that allows you to link your computer to the hardware.
More informationADC1006S055/ General description. 2. Features. 3. Applications. Single 10 bits ADC, up to 55 MHz or 70 MHz
Rev. 03 2 July 2012 Product data sheet 1. General description The are a family of Bipolar CMOS (BiCMOS) 10-bit Analog-to-Digital Converters (ADC) optimized for a wide range of applications such as cellular
More informationWhy/When I need a Spectrum Analyzer. Jan 12, 2017
Why/When I need a Jan 12, 2017 Common Questions What s the difference of Oscilloscope and Spectrum Analysis Almost all Oscilloscope has FFT for a spectrum view, why I need a spectrum analyzer? When shall
More informationAN-928 APPLICATION NOTE
APPLICATION NOTE One Technology Way P.O. Box 906 Norwood, MA 006-906, U.S.A. Tel: 78.39.4700 Fax: 78.46.33 www.analog.com Understanding High Speed DAC Testing and Evaluation by Justin Munson SCOPE This
More informationIntroduction to Receivers
Introduction to Receivers Purpose: translate RF signals to baseband Shift frequency Amplify Filter Demodulate Why is this a challenge? Interference Large dynamic range required Many receivers must be capable
More informationMeasuring Non-linear Amplifiers
Measuring Non-linear Amplifiers Transceiver Components & Measuring Techniques MM3 Jan Hvolgaard Mikkelsen Radio Frequency Integrated Systems and Circuits Division Aalborg University 27 Agenda Non-linear
More informationEE 3302 LAB 1 EQIUPMENT ORIENTATION
EE 3302 LAB 1 EQIUPMENT ORIENTATION Pre Lab: Calculate the theoretical gain of the 4 th order Butterworth filter (using the formula provided. Record your answers in Table 1 before you come to class. Introduction:
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationA stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder
A stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder Zhijie Chen, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,
More informationReference Clock Distribution for a 325MHz IF Sampling System with over 30MHz Bandwidth, 64dB SNR and 80dB SFDR
Reference Clock Distribution for a 325MHz IF Sampling System with over 30MHz Bandwidth, 64dB SNR and 80dB SFDR Michel Azarian Clock jitter introduced in an RF receiver through reference clock buffering
More information