Eye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent?
|
|
- Isaac King
- 5 years ago
- Views:
Transcription
1 EE29C Spring 2 Lecture 2: High-Speed Link Overview and Environment Eye Diagrams V V t b This is a This is a V e Eye Opening - space between and Elad Alon Dept. of EECS t e With voltage noise With timing noise With Both! EE29C Lecture 2 4 Most Basic Link BE clk Keep in mind that your goal is to receive the same bits that were sent BE = Bit Error ate Average # of wrong received bits / total transmitted bits Simplified example: V in, ampl Voff (voltage only) BE = 2 erfc 2σ noise BE = -2 : (V in,ampl V off ) = 7σ n EE29C Lecture 2 2 BE = -2 : (V in,ampl V off ) = 9.25σ n EE29C Lecture 2 5 Why Wouldn t You Get What You Sent? What About That Wire Line card trace Package On-chip parasitic (termination resistance and device loading capacitance) Package Back plane trace Back plane connector Line card Backplane [Kollipara, DesignCon3] EE29C Lecture 2 3 EE29C Lecture 2 6
2 Wire Models ICs: usually use lumped models for wires Capacitance almost always matters Sometimes resistance Less often inductance Works because dimensions << λ Let s look at some example λ and size numbers for links High-speed board-to-board connectors Daughtercard (mezzanine-type) Backplane connectors Distance: 8 up to ~4 Data-rate: 5-2Gb/s EE29C Lecture 2 7 EE29C Lecture 2 Chip to chip on a PCB Short and relatively well controlled Packaging usually limits speed Distance: 3-6 Data-rate: -2Gb/s Transmission Lines Quick eview Delay Characteristic Impedance eflections Loss EE29C Lecture 2 8 EE29C Lecture 2 Cables connecting chips on two different PCBs Cables are lossy, but relatively clean if coax Connector transitions usually the bad part Distance: ~m up to ~ s of m (Ethernet) Data-rate: -Gb/s eflections Z Z+ Z Z+ Sources of eflections : Z - Discontinuities PCB Z mismatch Connector Z mismatch Vias (through) Z mismatch Device parasitics - effective Z mismatch DC Conn BP () Energy conserved (2) Voltages equal EE29C Lecture 2 9 EE29C Lecture 2 2
3 Skin Effect At high f, current crowds along the surface of the conductor Skin depth proportional to f -½ Model as if skin is δ thick Starts when skin depth equals conductor radius (f s ) Figure 2 Bill Dally Dielectric Loss cont d Attenuation 8 mil wide and m long 5 Ohm strip line F4 oger 435.E+6.E+7.E+8.E+9.E+ Frequency, Hz Kollipara DesignCon3 F4 cheapest most widely used ogers is most expensive high-end systems May not matter that much due to surface roughness EE29C Lecture 2 3 EE29C Lecture 2 6 Skin Effect cont d Skin + Dielectric Losses Skin depth =6.6 um =2.95 um W=2umt=28um =2.8 um Attenuation F4 dielectric, 8 mil wide and m long 5 Ohm strip line.e+6.e+7.e+8.e+9.e+ Frequency, Hz Kollipara DesignCon3 Total loss Conductor loss Dielectric loss Skin Loss f Dielectric loss f : bigger issue at high f EE29C Lecture 2 4 EE29C Lecture 2 7 Dielectric Loss High frequency signals jiggle molecules in the insulator Insulator absorbs energy Effect is approximately linear with frequency Modeled as conductance term in transmission line equations Dielectric loss often specified in terms of loss tangent Transfer function = e α D Length Table 2 Bill Dally EE29C Lecture 2 5 Everything Together: S2 S2: ratio of received vs. transmitted signals Transfer function Breakdown of a 26" F4 channel with 27 mil stubs. PCB traces PCB traces & connectors PCB traces, connectors & s Entire channel..e+ 5.E+8.E+9.5E+9 2.E+9 2.5E+9 3.E+9 3.5E+9 4.E+9 Frequency, Hz EE29C Lecture 2 8
4 eal Backplane NET: What Not To Do Voltage, V T Time, ps EE29C Lecture 2 9 EE29C Lecture 2 22 Practical PCB Differential Lines µ -Strip Strip-line W W S S + - ε r H H H NET: Better Design Differential signaling has nice properties Many sources of noise can be made common-mode Differential impedance raised as f(mutuals) between wires Strong mutual L, C can improve immunity EE29C Lecture 2 2 Voltage, V T EE29C Time, Lecture ps 2 23 Coupling Crosstalk Connectors Particularly Tough Near-end xtalk: NET (reverse wave) Far-end xtalk: FET (forward wave) NET in particular can be very destructive Full swing T vs. attenuated signal Good news: can control through design NET typically 3-6%, FET typically -3% EE29C Lecture 2 2 NET FET 55 ps (2-8%) 55 ps (2-8%) 8ps (-9%) 8ps (-9%) AB 4.4% 3.7% DF 3.3% 2.6% GH 3.3% 2.6% JK 4.3% 3.5% Tight footprint constraints Hard to match pairs and even individual lines May compensate skew on line card Also big source of impedance discontinuities EE29C Lecture 2 24
5 gh-gh conn. (baseline) : Normalized aw and eq pulse response: P length after main 6 Skew Within Link Minimizing Via Stubs Thinner PCB? Better s? Need very tight control to maintain constant % of bit time % skew on 3 line 5ps skew Half of a bit time at Gb/s Good news: connectors relatively short (~2ps) EE29C Lecture 2 25 All expensive:.-2x counterbored blind EE29C Lecture 2 28 eflections evisited Summary T DATA DATA A T Connector-BP transitions A B C T C D A T, T, C T, T, D A2 T, T, B Packaging, chip connection, etc. can all have an effect Entire conferences dedicated to signal integrity (SI) T EE29C Lecture 2 26 EE29C Lecture 2 29 eflections Due To Via Stub Attenuation [db] " F4-3 26" F4-4 9" F4, -5 stub -6 26" F4, stub frequency [GHz] Stub : extra piece of T-line hanging off main path Usually leads to resonance (notch) Especially on thick backplanes, s are a big culprit EE29C Lecture 2 27 Implications Transfer function.. F-4 BP, Length: 2", T/S: 3/27 mil frequency, GHz Need to know range of channels you will face Drives design of the link circuitry Start diving in to that next lecture Don t be a pure circuit weenie Simple fixes to channel may go a long way meas sim oger BP, Length:.5", T/S: 3/27 mil EE29C Lecture 2 3 Transfer function (s2) Frequency, GHz meas sim
EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS
EE290C Spring 2011 Lecture 2: High-Speed Link Overview and Environment Elad Alon Dept. of EECS Most Basic Link Keep in mind that your goal is to receive the same bits that were sent EE290C Lecture 2 2
More informationEE273 Lecture 3 More about Wires Lossy Wires, Multi-Drop Buses, and Balanced Lines. Today s Assignment
EE73 Lecture 3 More about Wires Lossy Wires, Multi-Drop Buses, and Balanced Lines September 30, 998 William J. Dally Computer Systems Laboratory Stanford University billd@csl.stanford.edu Today s Assignment
More informationHigh-Speed Links. Agenda : High Speed Links
High-Speed Links Vladimir Stojanovic (with slides from M. Horowitz, J. Zerbe, K.Yang and W. Ellersick) EE371 Lecture 16 Agenda : High Speed Links High-Speed Links, What,Where? Signaling Faster - Evolution»
More informationDemystifying Vias in High-Speed PCB Design
Demystifying Vias in High-Speed PCB Design Keysight HSD Seminar Mastering SI & PI Design db(s21) E H What is Via? Vertical Interconnect Access (VIA) An electrical connection between layers to pass a signal
More informationA VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz
A VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz An Experimentalist's Intuitive Approach Lothar O. (Bud) Hoeft, PhD Consultant, Electromagnetic Effects 5012 San Pedro Ct., NE Albuquerque, NM 87109-2515 (505)
More information25Gb/s Ethernet Channel Design in Context:
25Gb/s Ethernet Channel Design in Context: Channel Operating Margin (COM) Brandon Gore April 22 nd 2016 Backplane and Copper Cable Ethernet Interconnect Channel Compliance before IEEE 802.3bj What is COM?
More informationOptimization of Wafer Level Test Hardware using Signal Integrity Simulation
June 7-10, 2009 San Diego, CA Optimization of Wafer Level Test Hardware using Signal Integrity Simulation Jason Mroczkowski Ryan Satrom Agenda Industry Drivers Wafer Scale Test Interface Simulation Simulation
More informationHow to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model
How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model HSD Strategic Intent Provide the industry s premier HSD EDA software. Integration of premier
More informationThe Effect of Radiation Losses on High Frequency PCB Performance. John Coonrod Rogers Corporation Advanced Circuit Materials Division
he Effect of adiation osses on High Frequency PCB Performance John Coonrod ogers Corporation Advanced Circuit Materials Division he Effect of adiation osses on High Frequency PCB Performance Basic concepts
More informationChapter 12: Transmission Lines. EET-223: RF Communication Circuits Walter Lara
Chapter 12: Transmission Lines EET-223: RF Communication Circuits Walter Lara Introduction A transmission line can be defined as the conductive connections between system elements that carry signal power.
More informationSignal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy
Signal Integrity Tips and Techniques Using TDR, VNA and Modeling Russ Kramer O.J. Danzy Simulation What is the Signal Integrity Challenge? Tx Rx Channel Asfiakhan Dreamstime.com - 3d People Communication
More informationEQCD High Speed Characterization Summary
EQCD High Speed Characterization Summary PRODUCT DESCRIPTION: A length of coaxial ribbon cable is terminated to a transition PCB break-out region onto which respective connectors are soldered. Three such
More informationLow Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology
Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems A Design Methodology The Challenges of High Speed Digital Clock Design In high speed applications, the faster the signal moves through
More informationHow Long is Too Long? A Via Stub Electrical Performance Study
How Long is Too Long? A Via Stub Electrical Performance Study Michael Rowlands, Endicott Interconnect Michael.rowlands@eitny.com, 607.755.5143 Jianzhuang Huang, Endicott Interconnect 1 Abstract As signal
More informationEE273 Lecture 16 Wrap Up and Project Discussion March 12, 2001
EE273 Lecture 16 Wrap Up and Project Discussion March 12, 2001 William J. Dally Computer Systems Laboratory Stanford University billd@csl.stanford.edu 1 Logistics Final Exam Friday 3/23, 8:30AM to 10:30AM
More informationDL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity
Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com
More informationA Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs
A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs Presenter: Brian Shumaker DVT Solutions, LLC, 650-793-7083 b.shumaker@comcast.net
More informationConsiderations in High-Speed High Performance Die-Package-Board Co-Design. Jenny Jiang Altera Packaging Department October 2014
Considerations in High-Speed High Performance Die-Package-Board Co-Design Jenny Jiang Altera Packaging Department October 2014 Why Co-Design? Complex Multi-Layer BGA Package Horizontal and vertical design
More informationH19- Reliable Serial Backplane Data Transmission at 10 Gb/s. January 30, 2002 Slide 1 of 24
H19- Reliable Serial Backplane Data Transmission at 10 Gb/s Slide 1 of 24 Evolution of the Interconnect F r e q u e n c y A c t i v e Channel Architecture Connectors Transmission Media Loss Properties
More informationLecture 4. Maximum Transfer of Power. The Purpose of Matching. Lecture 4 RF Amplifier Design. Johan Wernehag Electrical and Information Technology
Johan Wernehag, EIT Lecture 4 RF Amplifier Design Johan Wernehag Electrical and Information Technology Design of Matching Networks Various Purposes of Matching Voltage-, Current- and Power Matching Design
More informationRelationship Between Signal Integrity and EMC
Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?
More informationMatched Terminated Stub for VIA Higher Technology Bandwidth Transmission. in Line Cards and Back Planes. Printed Circuit Board Operations
Matched Terminated Stub VIA Technology Matched Terminated Stub for VIA Higher Technology Bandwidth Transmission for Higher Bandwidth Transmission in Line Cards and Back Planes. in Line Cards and Back Planes.
More informationPractical Design Considerations for Dense, High-Speed, Differential Stripline PCB Routing Related to Bends, Meanders and Jog-outs
Practical Design Considerations for Dense, High-Speed, Differential Stripline PCB Routing Related to Bends, Meanders and Jog-outs AUTHORS Michael J. Degerstrom, Mayo Clinic degerstrom.michael@mayo.edu
More informationDesignCon 2003 High-Performance System Design Conference (HP3-5)
DesignCon 2003 High-Performance System Design Conference (HP3-5) Logic Analyzer Probing Techniques for High-Speed Digital Systems Author/Presenter: Brock LaMeres Hardware Design Engineer Logic Analyzer
More informationPractical Measurements of Dielectric Constant and Loss for PCB Materials at High Frequency
8 th Annual Symposium on Signal Integrity PENN STATE, Harrisburg Center for Signal Integrity Practical Measurements of Dielectric Constant and Loss for PCB Materials at High Frequency Practical Measurements
More informationECE 497 JS Lecture - 22 Timing & Signaling
ECE 497 JS Lecture - 22 Timing & Signaling Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements - Signaling Techniques (4/27) - Signaling
More informationEMC problems from Common Mode Noise on High Speed Differential Signals
EMC problems from Common Mode Noise on High Speed Differential Signals Bruce Archambeault, PhD Alma Jaze, Sam Connor, Jay Diepenbrock IBM barch@us.ibm.com 1 Differential Signals Commonly used for high
More informationEE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9" FR4 26" FR4. 9" FR4, via stub.
EE29C Spring 211 Lecture 5: Equalization Techniques Elad Alon Dept. of EECS Link Channels Attenuation [db] -1-2 -3-4 -5 9" FR4, via stub 9" FR4 26" FR4-6 26" FR4, via stub 2 4 6 8 1 frequency [GHz] EE29C
More information100 Gb/s: The High Speed Connectivity Race is On
100 Gb/s: The High Speed Connectivity Race is On Cathy Liu SerDes Architect, LSI Corporation Harold Gomard SerDes Product Manager, LSI Corporation October 6, 2010 Agenda 100 Gb/s Ethernet evolution SoC
More informationVLSI is scaling faster than number of interface pins
High Speed Digital Signals Why Study High Speed Digital Signals Speeds of processors and signaling Doubled with last few years Already at 1-3 GHz microprocessors Early stages of terahertz Higher speeds
More informationEffective Routing of Multiple Loads
feature column BEYOND DESIGN Effective Routing of Multiple Loads by Barry Olney In a previous Beyond Design, Impedance Matching: Terminations, I discussed various termination strategies and concluded that
More informationDesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation
DesignCon 2004 Design of 3.125 Gb/s Interconnect for High-bandwidth FPGAs Sherri Azgomi, Altera Corporation sazgomi@altera.com Lawrence Williams, Ph.D., Ansoft Corporation williams@ansoft.com CF-031505-1.0
More informationDDR4 memory interface: Solving PCB design challenges
DDR4 memory interface: Solving PCB design challenges Chang Fei Yee - July 23, 2014 Introduction DDR SDRAM technology has reached its 4th generation. The DDR4 SDRAM interface achieves a maximum data rate
More informationThe Facts about the Input Impedance of Power and Ground Planes
The Facts about the Input Impedance of Power and Ground Planes The following diagram shows the power and ground plane structure of which the input impedance is computed. Figure 1. Configuration of the
More informationMicrowave Metrology -ECE 684 Spring Lab Exercise T: TRL Calibration and Probe-Based Measurement
ab Exercise T: TR Calibration and Probe-Based Measurement In this project, you will measure the full phase and magnitude S parameters of several surface mounted components. You will then develop circuit
More informationPredicting and Controlling Common Mode Noise from High Speed Differential Signals
Predicting and Controlling Common Mode Noise from High Speed Differential Signals Bruce Archambeault, Ph.D. IEEE Fellow, inarte Certified Master EMC Design Engineer, Missouri University of Science & Technology
More informationFlip-Chip for MM-Wave and Broadband Packaging
1 Flip-Chip for MM-Wave and Broadband Packaging Wolfgang Heinrich Ferdinand-Braun-Institut für Höchstfrequenztechnik (FBH) Berlin / Germany with contributions by F. J. Schmückle Motivation Growing markets
More informationIEEE 802.3ae Interim Meeting - May 21st - 25th. XAUI Channel. Connector Noise Analysis - Z-Pack HM-Zd May 22, 2001
IEEE 802.3ae Interim Meeting - May 21st - 25th XAUI Channel John D Ambrosia Tyco Electronics john.dambrosia@tycoelectronics.com 1 XAUI Channel - Connector Noise 1V swing (2V differential), 150 ps rise
More informationTABLE OF CONTENTS 1 Fundamentals Transmission Line Parameters... 29
TABLE OF CONTENTS 1 Fundamentals... 1 1.1 Impedance of Linear, Time-Invariant, Lumped-Element Circuits... 1 1.2 Power Ratios... 2 1.3 Rules of Scaling... 5 1.3.1 Scaling of Physical Size... 6 1.3.1.1 Scaling
More informationBill Ham Martin Ogbuokiri. This clause specifies the electrical performance requirements for shielded and unshielded cables.
098-219r2 Prepared by: Ed Armstrong Zane Daggett Bill Ham Martin Ogbuokiri Date: 07-24-98 Revised: 09-29-98 Revised again: 10-14-98 Revised again: 12-2-98 Revised again: 01-18-99 1. REQUIREMENTS FOR SPI-3
More informationDL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity
Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com
More informationEE 740 Transmission Lines
EE 740 Transmission Lines 1 High Voltage Power Lines (overhead) Common voltages in north America: 138, 230, 345, 500, 765 kv Bundled conductors are used in extra-high voltage lines Stranded instead of
More informationIEEE CX4 Quantitative Analysis of Return-Loss
IEEE CX4 Quantitative Analysis of Return-Loss Aaron Buchwald & Howard Baumer Mar 003 Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures
More informationLab 1: Pulse Propagation and Dispersion
ab 1: Pulse Propagation and Dispersion NAME NAME NAME Introduction: In this experiment you will observe reflection and transmission of incident pulses as they propagate down a coaxial transmission line
More informationPI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products
PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products Introduction The differential trace impedance of HDMI is specified at 100Ω±15% in Test ID 8-8 in HDMI Compliance Test Specification Rev.1.2a and
More informationApproach for Probe Card PCB
San Diego, CA High Density and High Speed Approach for Probe Card PCB Takashi Sugiyama Hitachi Chemical Co. Ltd. Overview Technical trend for wafer level testing Requirement for high density and high speed
More informationEE 340 Transmission Lines
EE 340 Transmission Lines Physical Characteristics Overhead lines An overhead transmission line usually consists of three conductors or bundles of conductors containing the three phases of the power system.
More informationPractical Guidelines for the Implementation of Back Drilling Plated Through Hole Vias in Multi-gigabit Board Applications DesignCon 2003
DesignCon 2003 Abstract Title: Practical Guidelines for the implementation of back drilling plated through hole vias in multi-gigabit board applications Author: Tom Cohen Tom Cohen Tom is currently a principle
More informationEE273 Lecture 7 Introduction to Signaling October 14, Today s Assignment
EE273 Lecture 7 Introduction to Signaling October 14, 1998 William J. Dally Computer Systems Laboratory Stanford University billd@csl.stanford.edu 1 Today s Assignment Problem Set 4 Exercises 7-2, 7-7,
More informationMICTOR. High-Speed Stacking Connector
MICTOR High-Speed Stacking Connector Electrical Performance Report for the 0.260" (6.6-mm) Stack Height Connector.......... Connector With Typical Footprint................... Connector in a System Report
More informationAdvanced Transmission Lines. Transmission Line 1
Advanced Transmission Lines Transmission Line 1 Transmission Line 2 1. Transmission Line Theory :series resistance per unit length in. :series inductance per unit length in. :shunt conductance per unit
More informationCROSSTALK DUE TO PERIODIC PLANE CUTOUTS. Jason R. Miller, Gustavo Blando, Istvan Novak Sun Microsystems
CROSSTALK DUE TO PERIODIC PLANE CUTOUTS Jason R. Miller, Gustavo Blando, Istvan Novak Sun Microsystems 1 Outline 1 Introduction 2 Crosstalk Theory 3 Measurement 4 Simulation correlation 5 Parameterized
More informationGain Slope issues in Microwave modules?
Gain Slope issues in Microwave modules? Physical constraints for broadband operation If you are a microwave hardware engineer you most likely have had a few sobering experiences when you test your new
More informationDesign and experimental realization of the chirped microstrip line
Chapter 4 Design and experimental realization of the chirped microstrip line 4.1. Introduction In chapter 2 it has been shown that by using a microstrip line, uniform insertion losses A 0 (ω) and linear
More informationEE273 Lecture 6 Introduction to Signaling January 28, 2004
EE273 Lecture 6 Introduction to Signaling January 28, 2004 Heinz Blennemann Stanford University 1 Today s Assignment Problem Set 4 on Web & handout eading Sections 7.4 and 7.5 Complete before class on
More informationTaking the Mystery out of Signal Integrity
Slide - 1 Jan 2002 Taking the Mystery out of Signal Integrity Dr. Eric Bogatin, CTO, GigaTest Labs Signal Integrity Engineering and Training 134 S. Wolfe Rd Sunnyvale, CA 94086 408-524-2700 www.gigatest.com
More informationThe Challenges of Differential Bus Design
The Challenges of Differential Bus Design February 20, 2002 presented by: Arthur Fraser TechKnowledge Page 1 Introduction Background Historically, differential interconnects were often twisted wire pairs
More informationTexas Instruments DisplayPort Design Guide
Texas Instruments DisplayPort Design Guide April 2009 1 High Speed Interface Applications Introduction This application note presents design guidelines, helping users of Texas Instruments DisplayPort devices
More information/14/$ IEEE 939
Electro-Mechanical Structures for Channel Emulation Satyajeet Shinde #1, Sen Yang #2, Nicholas Erickson #3, David Pommerenke #4, Chong Ding *1, Douglas White *1, Stephen Scearce *1, Yaochao Yang *2 # Missouri
More informationHigh Performance Signaling. Jan Rabaey
High Performance Signaling Jan Rabaey Sources: Introduction to Digital Systems Engineering, Bill Dally, Cambridge Press, 1998. Circuits, Interconnections and Packaging for VLSI, H. Bakoglu, Addison-Wesley,
More informationTechnology in Balance
Technology in Balance A G1 G2 B Basic Structure Comparison Regular capacitors have two plates or electrodes surrounded by a dielectric material. There is capacitance between the two conductive plates within
More informationPCB Material Selection for High-speed Digital Designs. Add a subtitle
PCB Material Selection for High-speed Digital Designs Add a subtitle Outline Printed Circuit Boards (PCBs) for Highspeed Digital (HSD) applications PCB factors that limit High-speed Digital performance
More informationETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience
und University Dept. of Electroscience EI170 Written Exam Integrated adio Electronics 2010-03-10, 08.00-13.00 he exam consists of 5 problems which can give a maximum of 6 points each. he total maximum
More informationZ-Dok High-Performance Docking Connector
Z-Dok High-Performance Docking Connector Electrical Performance Report... Connector With Typical Footprint... Connector in a System Report #22GC007, Revision A May 2002 2002 Tyco Electronics, Inc., Harrisburg,
More informationWhere Did My Signal Go?
Where Did My Signal Go? A Discussion of Signal Loss Between the ATE and UUT Tushar Gohel Mil/Aero STG Teradyne, Inc. North Reading, MA, USA Tushar.gohel@teradyne.com Abstract Automatic Test Equipment (ATE)
More informationHigh Performance Package Trends Driving BackDrill File Generation Using Cadence Allegro. Chris Heard and Leigh Eichel
High Performance Package Trends Driving BackDrill File Generation Using Cadence Allegro By Chris Heard and Leigh Eichel 1. Introduction As the semiconductor industry passes the 100 billion unit mark for
More informationExercise problems of topic 1: Transmission line theory and typical waveguides
Exercise problems of topic 1: Transmission line theory and typical waveguides Return your answers in the contact sessions on a paper; either handwritten or typescripted. You can return them one by one.
More informationPCB Routing Guidelines for Signal Integrity and Power Integrity
PCB Routing Guidelines for Signal Integrity and Power Integrity Presentation by Chris Heard Orange County chapter meeting November 18, 2015 1 Agenda Insertion Loss 101 PCB Design Guidelines For SI Simulation
More informationECE 145A and 218A. Transmission-line properties, impedance-matching exercises
ECE 145A and 218A. Transmission-line properties, impedance-matching exercises Problem #1 This is a circuit file to study a transmission line. The 2 resistors are included to allow easy disconnection of
More informationBurn-in & Test Socket Workshop
Burn-in & Test Socket Workshop March 6-9, 2005 Hilton Phoenix East / Mesa Hotel Mesa, Arizona ARCHIVE TM Burn-in & Test Socket Workshop TM COPYRIGHT NOTICE The papers in this publication comprise the proceedings
More informationPWB Solutions for High Speed Systems
PWB Solutions for High Speed Systems Benson Chan, John Lauffer, Steve Rosser, Jim Stack Endicott Interconnect Technologies 1701 North Street, Endicott NY 13760 bchan@eitny.com Abstract The authors of this
More informationEE 340 Transmission Lines. Spring 2012
EE 340 Transmission Lines Spring 2012 Physical Characteristics Overhead lines An overhead transmission line usually consists of three conductors or bundles of conductors containing the three phases of
More informationWaveguides. Metal Waveguides. Dielectric Waveguides
Waveguides Waveguides, like transmission lines, are structures used to guide electromagnetic waves from point to point. However, the fundamental characteristics of waveguide and transmission line waves
More informationCHAPTER 5 PRINTED FLARED DIPOLE ANTENNA
CHAPTER 5 PRINTED FLARED DIPOLE ANTENNA 5.1 INTRODUCTION This chapter deals with the design of L-band printed dipole antenna (operating frequency of 1060 MHz). A study is carried out to obtain 40 % impedance
More informationThe Three Most Confusing Topics in Signal Integrity
Slide -1 The Three Most Confusing Topics in Signal Integrity and how not to be confused with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com eric@bethesignal.com
More informationApplications of 3D Electromagnetic Modeling in Magnetic Recording: ESD and Signal Integrity
Applications of 3D Electromagnetic Modeling in Magnetic Recording: ESD and Signal Integrity CST NORTH AMERICAN USERS FORUM John Contreras 1 and Al Wallash 2 Hitachi Global Storage Technologies 1. San Jose
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010 Lecture 10: Termination & Transmitter Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam
More informationEnsuring Signal and Power Integrity for High-Speed Digital Systems
Ensuring Signal and Power Integrity for High-Speed Digital Systems An EMC Perspective Christian Schuster Institut für Theoretische Elektrotechnik Technische Universität Hamburg-Harburg (TUHH) Invited Presentation
More informationHow to Read S-Parameters Like a Book or Tapping Into Some Of The Information Buried Inside S- Parameter Black Box Models
Slide -1 Bogatin Enterprises and LeCroy Corp No Myths Allowed Webinar Time before start: How to Read S-Parameters Like a Book or Tapping Into Some Of The Information Buried Inside S- Parameter Black Box
More informationOMNETICS CONNECTOR CORPORATION PART I - INTRODUCTION
OMNETICS CONNECTOR CORPORATION HIGH-SPEED CONNECTOR DESIGN PART I - INTRODUCTION High-speed digital connectors have the same requirements as any other rugged connector: For example, they must meet specifications
More informationAn Initial Investigation of a Serial 100 Gbps PAM4 VSR Electrical Channel
An Initial Investigation of a Serial 100 Gbps PAM4 VSR Electrical Channel Nathan Tracy TE Connectivity May 24, 2017 1 DATA & DEVICES Agenda Transmission over copper Channel description Existing 25G channel
More informationAries Kapton CSP socket
Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...
More informationDifferential Signaling is the Opiate of the Masses
Differential Signaling is the Opiate of the Masses Sam Connor Distinguished Lecturer for the IEEE EMC Society 2012-13 IBM Systems & Technology Group, Research Triangle Park, NC My Background BSEE, University
More informationECE 528 Understanding Power Quality
ECE 528 Understanding Power Quality http://www.ece.uidaho.edu/ee/power/ece528/ Paul Ortmann portmann@uidaho.edu 208-733-7972 (voice) Lecture 41 1 Today Wiring for communications Decibels Coupling Avoiding
More informationAntenna Matching Within an Enclosure Part II: Practical Techniques and Guidelines
Antenna Matching Within an Enclosure Part II: Practical Techniques and Guidelines By Johnny Lienau, RF Engineer June 2012 Antenna selection and placement can be a difficult task, and the challenges of
More informationProbing Techniques for Signal Performance Measurements in High Data Rate Testing
Probing Techniques for Signal Performance Measurements in High Data Rate Testing K. Helmreich, A. Lechner Advantest Test Engineering Solutions GmbH Contents: 1 Introduction: High Data Rate Testing 2 Signal
More informationApplication Note 5525
Using the Wafer Scale Packaged Detector in 2 to 6 GHz Applications Application Note 5525 Introduction The is a broadband directional coupler with integrated temperature compensated detector designed for
More informationExperimental Analysis of Via-hole-ground Effects in Microwave Integrated Circuits at X-band
h y POSTER 215, PRAGUE MAY 14 1 Experimental Analysis of Via-hole-ground Effects in Microwave Integrated Circuits at X-band Ghulam Mustafa Khan Junejo Microwave Electronics Lab, University of Kassel, Kassel,
More informationLecture 4 RF Amplifier Design. Johan Wernehag, EIT. Johan Wernehag Electrical and Information Technology
Lecture 4 RF Amplifier Design Johan Wernehag, EIT Johan Wernehag Electrical and Information Technology Lecture 4 Design of Matching Networks Various Purposes of Matching Voltage-, Current- and Power Matching
More informationIntroduction to On-Wafer Characterization at Microwave Frequencies
Introduction to On-Wafer Characterization at Microwave Frequencies Chinh Doan Graduate Student University of California, Berkeley Introduction to On-Wafer Characterization at Microwave Frequencies Dr.
More informationHow Return Loss Gets its Ripples
Slide -1 How Return Loss Gets its Ripples an homage to Rudyard Kipling Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises @bethesignal Downloaded handouts from Fall 211 Slide -2 45 Minute
More informationImpedance Matching: Terminations
by Barry Olney IN-CIRCUIT DESIGN PTY LTD AUSTRALIA column BEYOND DESIGN Impedance Matching: Terminations The impedance of the trace is extremely important, as any mismatch along the transmission path will
More informationModeling and Simulation of Via Conductor Losses in Co-fired Ceramic Substrates Used In Transmit/Receive Radar Modules
Modeling and Simulation of Via Conductor Losses in Co-fired Ceramic Substrates Used In Transmit/Receive Radar Modules 4/5/16 Rick Sturdivant, CTO 310-980-3039 rick@rlsdesigninc.com Edwin K.P. Chong, Professor
More informationA MATERIAL WORLD Modeling dielectrics and conductors for interconnects operating at Gbps
TITLE A MATERIAL WORLD Modeling dielectrics and conductors for interconnects operating at 10-50 Gbps C. Nwachukwu, (Isola) Y. Shlepnev, (Simberian) S. McMorrow, (Teraspeed-Samtec) Image Practical PCB Material
More informationLVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0
LVDS Flow Through Evaluation Boards LVDS47/48EVK Revision 1.0 January 2000 6.0.0 LVDS Flow Through Evaluation Boards 6.1.0 The Flow Through LVDS Evaluation Board The Flow Through LVDS Evaluation Board
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 5: Termination, TX Driver, & Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements
More informationDP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005
Application Note DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height REVISION DATE: January 11, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed
More informationObjectives of transmission lines
Introduction to Transmission Lines Applications Telephone Cable TV (CATV, or Community Antenna Television) Broadband network High frequency (RF) circuits, e.g., circuit board, RF circuits, etc. Microwave
More informationAries QFP microstrip socket
Aries QFP microstrip socket Measurement and Model Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4
More informationCHAPTER 4 DESIGN OF BROADBAND MICROSTRIP ANTENNA USING PARASITIC STRIPS WITH BAND-NOTCH CHARACTERISTIC
CHAPTER 4 DESIGN OF BROADBAND MICROSTRIP ANTENNA USING PARASITIC STRIPS WITH BAND-NOTCH CHARACTERISTIC 4.1 INTRODUCTION Wireless communication technology has been developed very fast in the last few years.
More information