MICTOR. High-Speed Stacking Connector

Size: px
Start display at page:

Download "MICTOR. High-Speed Stacking Connector"

Transcription

1 MICTOR High-Speed Stacking Connector Electrical Performance Report for the 0.260" (6.6-mm) Stack Height Connector Connector With Typical Footprint Connector in a System Report #23GC001, Revision A September Tyco Electronics, Inc., Harrisburg, Pennsylvania All Rights Reserved. AMP and Tyco are trademarks.

2 The information contained herein and the models used in this analysis are applicable solely to the specified Tyco connector. Alternative connectors may be footprint-compatible, but their electrical performance may vary significantly, due to construction or material characteristics. Usage of the information, models, or analysis for any other connector is improper, and Tyco disclaims any and all liability or potential liability with respect to such usage.

3 Introduction Product Highlights Microstrip design: two rows of signal contacts separated by a center ground plane 38 to 266 signal lines in increments of 38 positions High-density: 76 signal pairs per inch (30 per cm) Range of mated heights for parallel board-to-board systems Vertical and straddle-mounted configurations Polarized to ensure correct mating Excellent automated assembly performance Reliable: meets Bellcore s test for 25 year service life Welcome to the MICTOR Connector Series The MICTOR (Matched Impedance Connector) is a high-density, two-piece, board-toboard connector widely used in high-speed data switching applications. The MICTOR connectors readily handle gigabit data rates. MICTOR high-performance connectors are an excellent choice for high-speed telecommunications equipment, midrange servers, and storage area networks. With this family of connectors, Tyco Electronics has created one of the most popular and versatile connectors used today. In this document, the PC boards these products are used on will be referred to as motherboards and daughtercards. Motherboards commonly include boards such as host, base, or primary cards. Daughtercards commonly include boards such as mezzanine, stacking, or module cards. Product Highlights The MICTOR connector uses a patented microstrip design that consists of two rows of signal contacts separated by a center ground plane to enable high-speed operation. The connector is available in both vertical- and straddle-mounted configurations, and is particularly well suited to automated assembly processes. For parallel board-to-board systems, various mated heights are available, and the connector is also available in designs for right-angle, coplaner, and cable-to-board applications. MICTOR connectors are polarized to ensure correct mating. For parallel applications, MICTOR connectors are available in a wide range of stack height combinations ranging from 0.260" (6.6-mm) to 1.255" (31.9-mm). Stack heights are shown in the table in Section 1, page 1-4. MICTOR connectors are high-density, with 76 signal pins per linear inch (30 per cm). The sizes available range from 38 to 266 signal lines, in increments of 38 positions. There is a discrete ground bus on every module (that is, for every 38 positions) that can be assigned to either power or ground in any combination. Each ground bus is capable of carrying 11.5 amperes, but should be derated according to the product specifications as multiple ground buses are energized (i.e., fully loaded 266 position connectors can carry 7.7 amperes per ground bus). MICTOR connectors are designed for high-reliability, utilizing a redundant point-of-contact dual beam feature. MICTOR connectors have proven their reliability by meeting Bellcore qualification test GR-1217-CORE (Level III, 25 years service life). As this Electrical Performance Report illustrates, Tyco's MICTOR connector family offers the designer a broad array of solutions for high-speed, high-performance systems. For further information, including news on the latest additions to the MICTOR family, visit.

4 Introduction Page ii Report Orientation This report contains the following sections: Section 1 General Information describes the 0.260" (6.6-mm) stack height MICTOR connector and identifies target applications. This section also summarizes the connector s mechanical design and general electrical properties. Section 2 Connector With Typical Footprint presents measured performance for the 0.260" (6.6-mm) stack height MICTOR connector attached to a typical motherboard and daughtercard. Section 3 Connector in a System presents insertion loss and eye pattern data for the 0.260" (6.6-mm) stack height MICTOR connector in a range of test systems. Report Contents 1 General Information Overview Electrical Performance Summary Mechanical Design Summary 2 Connector With Typical Footprint Introduction Electrical Data Insertion Loss Impedance Propagation Delay Noise 3 Connector in a System The Test System System Performance With Connector Insertion Loss Eye Patterns Effects of Noise on System Throughput

5 Section 1 General Information Target Applications High-speed telecommunications equipment Enterprise switching equipment Servers Storage area networks High-speed custom platforms Product Features Designed for multigigabit applications: excellent performance to 10+ gigabits per second (Gbps) Microstrip design: two contact rows with center solid ground plane Impedance controlled: 50 ohm single-ended or 100 ohm differential pair systems Polarized connector housings ensure proper mating 76 signal pairs per linear inch (30 pairs per centimeter) Redundant points of contact for higher reliability Four board-to-board configurations: Parallel Right-angle Coplaner Cable-to-board Various packaging options for automated assembly: Tape and reel Tubes Bellcore tested and approved (Bellcore-GR-1217-CORE for Level III 25 years service life) Overview Given the trends in today s telecommunications and computer industries, the MICTOR product family has proven to be extremely versatile. They are used in a broad range of single-ended and differential-pair applications, and retain open eye patterns to very high data rates. Accordingly, MICTOR high-performance connectors are an excellent choice for high-speed telecommunications equipment, midrange servers, and storage area networks. The connectors are modular, and can be ordered in standard lengths ranging from 38 signal lines with a connector length of 1" (25-mm) to 266 signal lines with a length of 4" (102- mm). Signal lines and lengths are summarized in the table on page 1-4. MICTOR connectors employ a microstrip design with two signal contact rows separated by a center ground plane. Redundant interfaces on every signal line ensure high reliability. Reliability is also enhanced by the retention feature that locks the connector to the board. MICTOR connectors are available in a range of stack heights, from 0.260" (6.6-mm) to 1.255" (31.9-mm). This electrical performance report addresses the 0.260" (6.6-mm) stack height connector only. Contact Tyco Electronics for electrical performance data on the other stack height options. T e c h n i c a l S u p p o r t Telephone support Tyco/AMP Product Information Center Monday-Friday, 8:00 A.M. - 8:00 P.M. EST (800) or (717) Contact Information /help General Information Electrical Information Product Specification # Qualification Test Report # Application Spec. (Vertical) # Application Spec. (R/A) # R/A Slitting Tool Instructions # R/A Applic. Tool Instructions #

6 Section 1 General Information Page 1 2 Electrical Performance Summary This section gives a few examples of the MICTOR connector s electrical performance. For more detailed information see Section 2 Connector With Typical Footprint and Section 3 Connector in a System Insertion Loss for Typical Single Ended Signal Connector Performance Data shown are for the 0.260" (6.6-mm) connector with typical footprint (see explanation in Section 2) Less than 1 db insertion loss up to 6.2 GHz Less than 3 db insertion loss up to 10+ GHz Amplitude Ratio (db) Frequency (GHz) 60 Impedance for Typical Single Ended Signal Connector impedance between 44 and 52 ohms (for 100 ps signal rise time, 20-80%) Single-ended propagation delay is 43 ps Differential propagation delay is 38 ps No intrapair or pair-to-pair skew Optimized wiring pattern worstcase single-ended noise less than 4.2% Optimized wiring pattern worstcase differential pair noise less than 1.7% 55 Impedance (Ohms) Time (ns) The Electrical Performance Summary continues on the following page.

7 Section 1 General Information Page 1 3 Differential System Performance With 6 system length, FR-4 dielectric At 1 GHz: 0.88 db insertion loss At 5 GHz: 4.24 db insertion loss At 2.5 Gbps: eye pattern is 91.6% open At 5 Gbps: eye pattern is 84.3% open Connector Performance Data presented for connector with typical footprint Under 1 db insertion loss up to 3 GHz Skewless connector Electrical Performance Summary (cont d) The following graphics summarize the MICTOR connector s performance in a system. For a complete description of the test system and an account of system performance, see Section 3 Connector in a System Amplitude Ratio (db) Insertion Loss in a System for a Typical Connector Pair System Length = Frequency (GHz) Typical Signal Pair Eye Patterns for System Performance With FR-4 D a t a R a t e 2.5 Gbps 5 Gbps 10 Gbps L e n g t h Maximum Opening: 91.6% Jitter: 3.0% Maximum Opening: 84.3% Jitter: 5.0% Maximum Opening: 59.2% Jitter: 11.0%

8 Section 1 General Information Page 1 4 Mechanical Design Summary Mechanical Features Connector housings polarized for correct mating Housing material compatible with infrared and forced air convection operations Typical MICTOR Connector Combinations Combined Stack Height 4 Typical P/N Receptacle Housing Width A Max. Lead Length 2 B Typical P/N Plug Housing Width A Max. Lead Length 2 B (6.91mm) (8.72mm) (5.28mm) (8.72mm) (6.91mm) (8.72mm) (5.28mm) (8.33mm) Connector can be separated by peeling from one end to the other Redundant interfaces on mated contacts Multiple plating options available (6.91mm) (8.72mm) (5.28mm) (8.72mm) (6.91mm) (8.72mm) (5.28mm) (8.72mm) (8.00mm) (8.72mm) (5.28mm) (8.72mm) (8.00mm) (8.72mm) (5.28mm) (8.33mm) (6.91mm) (8.72mm) (8.13mm) (8.72mm) (8.00mm) (8.72mm) (5.28mm) (8.72mm) (8.00mm) (8.72mm) (5.28mm) (8.72mm) (6.91mm) (8.72mm) (8.13mm) Note (8.00mm) (8.72mm) (8.13mm) Note (8.00mm) (8.72mm) (8.13mm) (8.72mm) (8.00mm) (8.72mm) (8.13mm) Note (8.00mm) (8.72mm) (8.13mm) Note 3 1 = Data in this report are for this stack height 2 = Dimension denotes tip-to-tip lead length, across connector width 3 = Tip-to-tip lead length is shorter than housing width 4 = Consult engineering for additional stack heights or available configurations For Receptacles and Plugs Number of Modules Number of Signal Contacts Overall Length ( C )

9 Section 2 Connector With Typical Footprints Connector Performance All data are measured. This section includes both single-ended and differential measurements. Section contents: Electrical Performance: Insertion Loss Impedance Propagation Delay Noise For connector electrical performance in a system, see Section 3 Introduction No connector is ever used alone; thus the effects of a connector s footprint (its attachment to the printed circuit boards (PCBs)) are always present. Nonetheless, engineers often turn to connector-only electrical performance data when evaluating connectors. Since it is not possible to measure a connector s performance without attaching it to PCBs, most reported connector-only data have had the footprint effects mathematically subtracted. While this is an entirely appropriate technique, the mathematical transformations can be complex. When comparing performance data among connectors, engineers must recognize that footprint effects always degrade a connector s performance, and they must be alert to these effects for their applications. Many aspects of the footprint influence electrical performance, including the following: Plug card and receptacle card thickness and material Plated through-hole diameter and pitch Ground plated through-hole diameter and proximity to signal holes End effects arising from the nonsymmetrical design of the pins at the edge of the connector Pad and antipad size Type of via connection (microstrip or stripline) Layer connection (top or bottom of the PCB) Because no connector is used alone and the effects of its footprint are always present, connector engineers need to put as much emphasis on optimizing the footprint as they do on all the other elements of design. This section quantifies the MICTOR connector s performance in several typical footprints. Specifically, it presents data for both halves of the connector attached to a inch thick PCB. The table at the left shows the footprint specifications, while the graphic below illustrates the PCB cross-section. P r i n t e d C i r c u i t B o a r d S p e c i f i c a t i o n s Dielectric FR-4 Board Thickness 0.125" (Plug and Receptacle) Number of Copper 8 (Plug and Receptacle) Layers Layer Connection Varies B o a r d C r o s s - S e c t i o n This section presents data for insertion loss, impedance, propagation delay, and noise when attached to these typical circuit boards. As the data illustrate, Tyco engineers have balanced connector and footprint design to give the MICTOR connector excellent performance in the most critical and demanding applications.

10 Section 2 Connector With Typical Footprints Page 2 2 Insertion Loss This page presents insertion loss data for the MICTOR connector as a function of board layer. The layers are illustrated in the board cross-section graphic on page 2-1. Insertion Loss Data for Connector with Typical Footprint (0.125" FR-4) Layer Type Bandwidth at -3 db Single-Ended Differential Microstrip with no vias 10+ GHz 10+ GHz Stripline with vias 6.4 GHz 7.1 GHz Insertion Loss Data for Connector With Typical Footprint (0.125" FR-4) All data are measured. Single-ended and differential measurements included. Layers without vias: Bandwidth at -3 db for single-ended signals = 10+ GHz Layers with vias: Bandwidth at -3 db for single-ended signals = 6.4 GHz Insertion Loss for Connector with Typical Footprint Amplitude Ratio (db) Differential Stripline with Vias Differential Microstrip with No Vias Single Ended Stripline with Vias Single Ended Microstrip with No Vias Frequency (GHz)

11 Section 2 Connector With Typical Footprints Page 2 3 Impedance Data for Connector With Typical Footprint (0.125" FR-4) All data are measured. Single-ended and differential measurements included. Tabular impedance data below are in ohms, for signal rise times of 100 and 250 ps (20 80%) Impedance The data in this section result from measuring the MICTOR connector s impedance over a range of signal rise times. For the MICTOR connector, the signal originating from both the plug and receptacle sides of the connector are essentially identical. These impedance measurements are for the connector attached to a typical plug card and receptacle card (0.125" FR-4). The chart below shows footprint-connector-footprint data Single Ended Connector Impedance at 100ps Impedance (Ohms) Board Layer Microstrip with no vias Stripline Microstrip with vias Time (ns) Impedance for a Connector with Typical Footprint (0.125" FR-4) Signal Type Single-Ended Differential Rise Time 100 ps 250 ps 100 ps 250 ps Microstrip with no vias 48 Ω 48 Ω 74 Ω 85 Ω Microstrip with vias 48 Ω 48 Ω 73 Ω 79 Ω Stripline with vias 43 Ω 46 Ω 72 Ω 77 Ω

12 Section 2 Connector With Typical Footprints Page 2 4 Propagation Delay Propagation delay is a measurement of the electrical length of a connector expressed as a unit of time. This measurement is obtained by measuring the difference between the time it takes for a fast edge to pass through a reference fixture and the test fixture including the connector. The reference fixture represents the time it takes for the same edge to pass through all test cables, board traces, and test points in the test system, without the connector present. Measurements are at 15% amplitude in order to avoid edge degradation effects. Propagation Delay Data for Connector With Typical Footprint (0.125" FR-4) Measurements at 15% of signal amplitude for true propagation delay without edge degradation effects 20% 15% Single Ended Propagation Delay Signal rise time less than 50 ps (20 80%) All propagation delay measurements in picoseconds (ps) Tabular data below show both single-ended and differential propagation delay Amplitude (%) 10% 5% Reference Single Line 0% Time (ps) Propagation Delay without Footprint (0.125" FR-4) Single-Ended Propagation Delay Differential Propagation Delay All Layers 1 43 ps 38 ps 1 The propagation delay of the connector is the same for all three board layers (microstrip with no vias, microstrip with vias, and stripline with vias). For an explanation of the layers, see the graphic on page 2-1.

13 Section 2 Connector With Typical Footprints Page 2 5 Noise Data for Connector With Typical Footprint (0.125" FR-4) Near-end and far-end noise Tabular data below show noise as a function of the connector wiring pattern for three signal rise times Rise times are measured 20-80% Noise for single-aggressor and multiple-aggressor pairs Single-ended and differential measurements included All data are asynchronous noise All data are measured. Noise Noise (or crosstalk) is voltage measured at one pair in the connector when a signal is injected into a second pair. In general, there are two types of noise. Near-end noise (sometimes called backward crosstalk) is the noise measured at the same end of the connector as the injected signal. Far-end noise (sometimes called forward crosstalk) is the noise measured at the end opposite the injected signal. The differential noise measurements here report noise as the maximum value of the noise waveform (in millivolts (mv)) divided by the differential input signal (in mv), expressed as a percentage. Because noise by this definition can be either positive or negative, the measurement value reported is the absolute value. In these tests, for differential signals the divisor is 500 mv, arising from the two 250 mv edges of the differential input signal. For single-ended signals the divisor is 250 mv. The graphic below illustrates a typical waveform and the noise values measured. Also important is the difference between single-aggressor and multiple-aggressor noise. That is, the noise created at a connector pair when a signal is injected into one nearby pair (single-aggressor) is different from the noise created when signals are injected into all nearby pairs simultaneously (multiple-aggressor). For the design engineer, these different types of noise are important because they represent two commonly accepted ways of reporting connector crosstalk. The next page presents the single- and multiple-aggressor noise data for the MICTOR connector Sample Waveforms Noise = (7.67mV/500mV)*100% =1.5% Near-End Noise Far-End Noise 4 Ampltiude (mv) Noise = (-7.46mV/-500mV)*100% =1.5% Time (ns)

14 Section 2 Connector With Typical Footprints Page 2 6 Noise (cont d) In general, noise declines significantly as the location of the injected signal moves away from the pair under test. Thus, this section reports only noise arising from signals injected into near-neighbor locations. The graphics to the right illustrate this. They show the MICTOR connector s footprint and a typical victim pair surrounded by aggressor pairs. The single-aggressor test measures noise at the victim pair with a signal injected into only one adjacent aggressor. The multiple-aggressor test measures victim-pair noise with all aggressors firing simultaneously. The tables below present noise measurements for the five MICTOR wiring patterns. Differential Fully Isolated Differential Non-Isolated Differential Partially Isolated Single-Ended Fully Isolated Single-Ended Non-Isolated a signal pair surrounded by one ground pin on each side no grounding in the pattern two adjacent signal pairs surrounded by one ground pin on each side a signal surrounded by one ground pin on each side no grounding in the pattern These tables show measured noise values for a range of signal rise times at the connector. These measurements are with the MICTOR connector attached to a typical plug card and receptacle card (FR-4, 0.125" thick). Single-Aggressor Noise Connector Wiring Pattern Near-End Noise Far-End Noise 50 ps 100 ps 250 ps 50 ps 100 ps 250 ps Differential Fully Isolated 0.5 % 0.4 % 0.3 % 0.8 % 0.4 % 0.2 % Differential Non-Isolated 4.5 % 3.8 % 2.5 % 2.2 % 1.9 % 1.2 % Differential Partially Isolated 5.0 % 4.1 % 2.8 % 2.0 % 1.7 % 1.1 % Single-Ended Fully Isolated 2.1 % 1.5 % 1.1 % 2.1% 1.1 % 0.5 % Single-Ended Non-Isolated 16.7 % 15.3 % 12.2 % 15.6 % 13.4 % 7.9 % Multiple-Aggressor Noise Connector Wiring Pattern Near-End Noise Far-End Noise 50 ps 100 ps 250 ps 50 ps 100 ps 250 ps Differential Fully Isolated 1.1 % 0.8 % 0.6 % 1.7 % 0.9 % 0.4 % Differential Non-Isolated 8.9 % 7.5 % 5.0 % 4.4 % 3.8 % 2.4 % Differential Partially Isolated 5.4% 4.5 % 3.0 % 2.8 % 2.1 % 1.3 % Single-Ended Fully Isolated 4.2 % 3.0 % 2.1 % 4.2 % 2.2 % 1.0 % Single-Ended Non-Isolated 40.0 % 35.3 % 30.4 % 42.7 % 37.4 % 22.5 %

15 Section 3 Connector in a System Connector in a System: Section Organization The Test System System Performance Without Connector (Traces Only) System Performance With Connector Introduction Signal Insertion Loss and Eye Patterns Effects of Noise on System Throughput The Test System This section presents the MICTOR connector s electrical performance in a test system. This first subsection describes the test system and the methods for measuring electrical performance. The next subsection shows the MICTOR system s insertion loss and eye pattern data for a range of system configurations, including trace-only data (no connector in the system). The photograph and schematic below show the test system. Test signals traverse the plug card through the connector, then onto the receptacle card. The cards have several traces of varying lengths, making it possible to vary the overall system trace length from 3" (38.1-mm) to (30.5-cm). For this test series, the printed circuit board (PCB) material used for the plug and receptacle cards is FR-4, a common dielectric (see lower sidebar for PCB specifications). Test System Circuit Board Board Material is FR-4 Dielectric Constant: 4.4 at 1 MHz 4.1 at 1 GHz Loss Tangent = at 1 GHz

16 Section 3 Connector in a System Page 3 2 The Test System (cont d) The system testing variables for the MICTOR connector are the board layer type (microstrip or stripline), the trace width (narrow or wide), and the signal type (singleended or differential). The layers were described in Section 2 Connector with Typical Footprint, and are summarized briefly below for the test system. Variables for System Testing Board Layer: Microstrip Stripline Trace Width: Narrow Trace Wide Trace Signal Type: Single-Ended Differential System Length: 3",, and Data Rates: 2.5, 5.0, and 10.0 gigabits per second (Gbps) Plug card and receptacle card trace parameters: Trace pair dimensions Single-ended narrow traces are 7 mils wide Single-ended wide traces are 12 mils wide Differential narrow traces are 6 mils wide Differential wide traces are 10 mils wide Trace pair impedance is 100 ohms Connector PCB footprint: Board thickness: 0.125" Board layers: 8 copper layers, each one ounce Board vias: Drill diameter 19 mils, 33 mil pads, 43 mil anti-pads System Testing Variables Connector: Two Layers: microstrip or stripline Two Trace Widths: narrow or wide Two Signal Types: singleended or differential Test: Trace Length: 3",, and Data Rates: 2.5, 5.0, and 10.0 Gbps Trace Only Electrical Performance The next two pages illustrate trace-only electrical performance. These insertion loss and eye pattern measurements serve as a baseline, showing the system performance when no connector is used. System electrical performance with the MICTOR connector inserted begins on page 3-5.

17 Section 3 Connector in a System Page 3 3 Trace-Only Configuration Trace Only Single-Ended 0.0 Single Ended Trace Insertion Loss -5.0 Conductors: Signals and grounds, one-ounce copper Dielectric: FR-4 Frequency data are measured unless labeled as simulated Eye patterns based on measured data unless labeled as simulated Amplitude Ratio (db) Trace Length (Simulated) Frequency (GHz) D a t a R a t e 2.5 Gbps 5.0 Gbps 10.0 Gbps T r a c e L e n g t h Maximum Opening: 95.1% Jitter: 2.5% Maximum Opening:90.8% Jitter: 4.5% Maximum Opening: 74.1% Jitter: 8.0% SIMULATED SIMULATED SIMULATED Maximum Opening: 84.6% Jitter: 1.0% Maximum Opening: 74.2% Jitter: 2.0% Maximum Opening: 53.8% Jitter: 8.0% FR-4: Dielectric Constant = 4.4 at 1 MHz, 4.1 at 1 GHz; Loss Tangent = at 1 GHz

18 Section 3 Connector in a System Page Traces Only Differential Differential Trace Insertion Loss Trace-Only Configuration -5.0 Amplitude Ratio (db) Trace Length (Simulated) (Simulated) Frequency (GHz) Conductors: Signals and grounds, one-ounce copper Dielectric: FR-4 Frequency data are measured unless labeled as simulated Eye patterns based on measured data unless labeled as simulated D a t a R a t e 2.5 Gbps 5.0 Gbps 10.0 Gbps T r a c e L e n g t h SIMULATED Maximum Opening: 93.5% Jitter: 0.3% SIMULATED Maximum Opening: 90.5% Jitter: 0.5% SIMULATED Maximum Opening: 80.0% Jitter: 4.0% SIMULATED SIMULATED SIMULATED Maximum Opening: 86.2% Maximum Opening: 76.0% Maximum Opening: 55.8% Jitter: 1.0% Jitter: 1.3% Jitter: 9.0% FR-4: Dielectric Constant = 4.4 at 1 MHz, 4.1 at 1 GHz; Loss Tangent = at 1 GHz

19 Section 3 Connector in a System Page 3 5 System Performance With Connector This subsection presents the electrical performance data for the MICTOR connector in the test system. Specifically, it shows insertion loss data and eye patterns as a function of the connector s layer and wring pattern. (See page 3-2 for an explanation of the layers and wiring patterns.) All of the data are for printed circuit boards made of FR-4. At the top of each data page that follows is a chart showing insertion loss against frequency for various system lengths. Beneath the chart are a series of eye patterns for a number of system lengths and speeds or bit rates. Each eye pattern includes the maximum opening (expressed as a percentage of the input swing) and the jitter (expressed as a percentage of the unit interval). For the eye patterns, the input signal is a pseudorandom bit sequence (PRBS) with a bit pattern of (127 bits) and a one-volt differential swing. The signal rise time is approximately 25 picoseconds (ps). The following table is an index to specific MICTOR connector test system electrical performance measurements. Index to System Performance Data Connector Layer Trace Width Signal Type Page Number Microstrip Narrow Trace Single-Ended 3-6 Microstrip Wide Trace Single-Ended 3-7 Stripline Narrow Trace Single-Ended 3-8 Stripline Wide Trace Single-Ended 3-9 Microstrip Narrow Trace Differential 3-10 Microstrip Wide Trace Differential 3-11 Stripline Narrow Trace Differential 3-12 Stripline Wide Trace Differential 3-13 The last page of this section has a discussion about the effects of noise on system throughput.

20 Section 3 Connector in a System Page 3 6 Narrow Trace Microstrip Single-Ended Test System 0.0 Signal Insertion Loss -5.0 Amplitude Ratio (db) System Length 3" Frequency (GHz) See Section 3, Page 2 for test system specifications Based on measured data Dielectric: FR-4 D a t a R a t e 2.5 Gbps 5.0 Gbps 10.0 Gbps S y s t e m L e n g t h Maximum Opening: 88.6% Jitter: 3.0% Maximum Opening: 84.3% Jitter: 6.0% Maximum Opening: 60.4% Jitter: 11.0% Maximum Opening: 81.1% Jitter: 4.0% Maximum Opening: 67.1% Jitter: 10.0% Maximum Opening: 31.9% Jitter: 24.0% FR-4: Dielectric Constant = 4.4 at 1 MHz, 4.1 at 1 GHz; Loss Tangent = at 1 GHz

21 Section 3 Connector in a System Page 3 7 Test System Wide Trace Microstrip Single-Ended 0.0 Signal Insertion Loss -5.0 See Section 3, Page 2 for test system specifications Based on measured data Dielectric: FR-4 Amplitude Ratio (db) System Length 3" Frequency (GHz) D a t a R a t e 2.5 Gbps 5.0 Gbps 10.0 Gbps S y s t e m L e n g t h Maximum Opening: 91.9% Jitter: 2.0% Maximum Opening: 87.0% Jitter: 5.5% Maximum Opening: 66.5% Jitter: 9.0% Maximum Opening: 83.8% Jitter: 3.5% Maximum Opening: 73.5% Jitter: 8.0% Maximum Opening: 41.1% Jitter: 18.0% FR-4: Dielectric Constant = 4.4 at 1 MHz, 4.1 at 1 GHz; Loss Tangent = at 1 GHz

22 Section 3 Connector in a System Page 3 8 Narrow Trace Stripline Single-Ended Test System 0.0 Signal Insertion Loss -5.0 Amplitude Ratio (db) System Length 3" Frequency (GHz) See Section 3, Page 2 for test system specifications Based on measured data Dielectric: FR-4 D a t a R a t e 2.5 Gbps 5.0 Gbps 10.0 Gbps S y s t e m L e n g t h Maximum Opening: 87.6% Jitter: 2.5% Maximum Opening: 85.4% Jitter: 6.5% Maximum Opening: 43.2% Jitter: 20.0% Maximum Opening: 78.4% Jitter: 4.0% Maximum Opening: 70.3% Jitter: 9.0% Maximum Opening: 22.2% Jitter: 26.0% FR-4: Dielectric Constant = 4.4 at 1 MHz, 4.1 at 1 GHz; Loss Tangent = at 1 GHz

23 Section 3 Connector in a System Page 3 9 Test System Wide Trace Stripline Single-Ended 0.0 Signal Insertion Loss -5.0 See Section 3, Page 2 for test system specifications Based on measured data Dielectric: FR-4 Amplitude Ratio (db) System Length 3" Frequency (GHz) D a t a R a t e 2.5 Gbps 5.0 Gbps 10.0 Gbps S y s t e m L e n g t h Maximum Opening: 92.2% Jitter: 2.5% Maximum Opening: 88.1% Jitter: 6.0% Maximum Opening: 67.0% Jitter: 10.0% Maximum Opening: 85.9% Jitter: 3.5% Maximum Opening: 74.1% Jitter: 8.0% Maximum Opening: 41.6% Jitter: 16.0% FR-4: Dielectric Constant = 4.4 at 1 MHz, 4.1 at 1 GHz; Loss Tangent = at 1 GHz

24 Section 3 Connector in a System Page 3 10 Narrow Trace Microstrip Differential Test System 0.0 Pair Insertion Loss -5.0 Amplitude Ratio (db) System Length 3" Frequency (GHz) See Section 3, Page 2 for test system specifications Based on measured data Dielectric: FR-4 D a t a R a t e 2.5 Gbps 5.0 Gbps 10.0 Gbps S y s t e m L e n g t h Maximum Opening: 86.0% Jitter: 3.5% Maximum Opening: 87.2% Jitter: 8.0% Maximum Opening: 55.1% Jitter: 17.0% Maximum Opening: 76.6% Jitter: 5.0% Maximum Opening: 58.5% Jitter: 12.5% Maximum Opening: 31.2% Jitter: 29.0% FR-4: Dielectric Constant = 4.4 at 1 MHz, 4.1 at 1 GHz; Loss Tangent = at 1 GHz

25 Section 3 Connector in a System Page 3 11 Test System Wide Trace Microstrip Differential 0.0 Pair Insertion Loss -5.0 See Section 3, Page 2 for test system specifications Based on measured data Dielectric: FR-4 Amplitude Ratio (db) System Length 3" Frequency (GHz) D a t a R a t e 2.5 Gbps 5.0 Gbps 10.0 Gbps S y s t e m L e n g t h Maximum Opening: 91.6% Jitter: 3.0% Maximum Opening: 84.3% Jitter: 5.0% Maximum Opening: 59.2% Jitter: 11.0% Maximum Opening: 84.3% Jitter: 3.5% Maximum Opening: 74.2% Jitter: 7.5% Maximum Opening: 39.3% Jitter: 19.0% FR-4: Dielectric Constant = 4.4 at 1 MHz, 4.1 at 1 GHz; Loss Tangent = at 1 GHz

26 Section 3 Connector in a System Page 3 12 Narrow Trace Stripline Differential Test System 0.0 Pair Insertion Loss -5.0 Amplitude Ratio (db) System Length 3" Frequency (GHz) See Section 3, Page 2 for test system specifications Based on measured data Dielectric: FR-4 D a t a R a t e 2.5 Gbps 5.0 Gbps 10.0 Gbps S y s t e m L e n g t h Maximum Opening: 86.8% Jitter: 3.5% Maximum Opening: 77.8% Jitter: 10.5% Maximum Opening: 42.6% Jitter: 19.0% Maximum Opening: 77.0% Jitter: 4.5% Maximum Opening: 56.8% Jitter: 14.0% Maximum Opening: 22.3% Jitter: 28.0% FR-4: Dielectric Constant = 4.4 at 1 MHz, 4.1 at 1 GHz; Loss Tangent = at 1 GHz

27 Section 3 Connector in a System Page 3 13 Test System Wide Trace Stripline Differential 0.0 Pair Insertion Loss -5.0 See Section 3, Page 2 for test system specifications Based on measured data Dielectric: FR-4 Amplitude Ratio (db) System Length 3" Frequency (GHz) D a t a R a t e 2.5 Gbps 5.0 Gbps 10.0 Gbps S y s t e m L e n g t h Maximum Opening: 90.4% Jitter: 3.0% Maximum Opening: 86.4% Jitter: 6.5% Maximum Opening: 67.7% Jitter: 11.0% Maximum Opening: 83.9% Jitter: 4.5% Maximum Opening: 78.2% Jitter: 9.5% Maximum Opening: 37.3% Jitter: 16.0% FR-4: Dielectric Constant = 4.4 at 1 MHz, 4.1 at 1 GHz; Loss Tangent = at 1 GHz

28 Section 3 Connector in a System Page 3 14 Signal Characteristics Pseudorandom binary sequence with a bit pattern of (127 bits) and 1 volt differential swing Rise time = 25 ps All data are measured or transformed Effects of Noise on System Throughput The eye patterns on this page illustrate the effects noise can have on system throughput. Elsewhere in this report, eye patterns assume all nearby lines are held quiet. The eye diagrams below show the effect of switching the lines surrounding the main signal line on a signal s throughput waveform. The first row shows eye patterns without any system noise; these are included for reference. The second row shows the effect of synchronous noise. Synchronous noise occurs when all lines in a system transmit and receive simultaneously. The advantage of synchronous noise is that most of the noise occurs in the time during edge transitioning, and not during sampling. This increases the eye opening for measurement during sampling. Typically, synchronous systems match system lengths for all signals and group transmit signals together to take advantage of this phenomenon. Because of this, far-end noise is usually associated with synchronous noise. The third row of eye patterns shows the effect of asynchronous noise. Asynchronous systems do not have length-matched networks or provide any special data timing. Because of this, asynchronous noise can occur at any time from any or all nearby active lines. Analysis of asynchronous noise must account for the worst case in which the greatest possible near-end and far-end noise occur simultaneously. Note that the following waveforms are examples only. For versions of eye patterns from this report which include the effect of noise, contact Tyco Electronics for custom measurements or simulations. D a t a R a t e 1 Gbps 2 Gbps Gbps Throughput Without Noise Throughput With Synchronous Noise Throughput With Asynchronous Noise

Z-Dok High-Performance Docking Connector

Z-Dok High-Performance Docking Connector Z-Dok High-Performance Docking Connector Electrical Performance Report... Connector With Typical Footprint... Connector in a System Report #22GC007, Revision A May 2002 2002 Tyco Electronics, Inc., Harrisburg,

More information

PRODUCT SPECIFICATION

PRODUCT SPECIFICATION ipass TM 0.8 mm PITCH I/O CONNECTOR REVISION: ECR/ECN INFORMATION: EC No: UCP200-137 DATE: 200 / 02 / 08 TITLE: 1 of 14 TABLE OF CONTENTS 1.0 SCOPE 3 2.0 PRODUCT DESCRIPTION 3 2.1 PRODUCT NAME AND SERIES

More information

PRODUCT SPECIFICATION

PRODUCT SPECIFICATION i TM / i+ TM 0.8 mm PITCH I/O CONNECTOR SYSTEM of TABLE OF CONTENTS.0 SCOPE... 3.0 PRODUCT DESCRIPTION... 3. PRODUCT NAME AND SERIES NUMBER(S)... 3. DIMENSION, MATERIALS, PLATING AND MARKINGS... 3.3 SAFETY

More information

High Speed Characterization Report

High Speed Characterization Report SSW-1XX-22-X-D-VS Mates with TSM-1XX-1-X-DV-X Description: Surface Mount Terminal Strip,.1 [2.54mm] Pitch, 13.59mm (.535 ) Stack Height Samtec, Inc. 25 All Rights Reserved Table of Contents Connector Overview...

More information

High Speed Characterization Report

High Speed Characterization Report QTH-030-01-L-D-A Mates with QSH-030-01-L-D-A Description: High Speed Ground Plane Header Board-to-Board, 0.5mm (.0197 ) Pitch, 5mm (.1969 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents

More information

Microcircuit Electrical Issues

Microcircuit Electrical Issues Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the

More information

Z-PACK HS3 6 Row Vertical Plug to Right Angle Receptacle

Z-PACK HS3 6 Row Vertical Plug to Right Angle Receptacle ELECTRICAL PERFORMANCE REPORT Z-PACK HS3 6 Row Vertical Plug to Right Angle Receptacle Literature Number 1308505 Issued September, 2000 Copyright, Tyco Electronics Corporation All Rights reserved TABLE

More information

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005 Application Note DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height REVISION DATE: January 11, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed

More information

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005 RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction

More information

STRADA Mesa Mezzanine Connectors

STRADA Mesa Mezzanine Connectors STRADA Mesa Mezzanine Connectors Table of Contents Product Line Information.................................................. 3 Technical Specifications...................................................

More information

High Speed Characterization Report

High Speed Characterization Report ESCA-XX-XX-XX.XX-1-3 Mated with: SEAF8-XX-05.0-X-XX-2-K SEAM8-XX-S02.0-X-XX-2-K Description: 0.80 mm SEARAY High-Speed/High-Density Array Cable Assembly, 34 AWG Samtec, Inc. 2005 All Rights Reserved Table

More information

High Speed Characterization Report

High Speed Characterization Report HLCD-20-XX-TD-BD-2 Mated with: LSHM-120-XX.X-X-DV-A Description: 0.50 mm Razor Beam High Speed Hermaphroditic Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly

More information

High Speed Characterization Report

High Speed Characterization Report ECDP-16-XX-L1-L2-2-2 Mated with: HSEC8-125-XX-XX-DV-X-XX Description: High-Speed 85Ω Differential Edge Card Cable Assembly, 30 AWG ACCELERATE TM Twinax Cable Samtec, Inc. 2005 All Rights Reserved Table

More information

EQCD High Speed Characterization Summary

EQCD High Speed Characterization Summary EQCD High Speed Characterization Summary PRODUCT DESCRIPTION: A length of coaxial ribbon cable is terminated to a transition PCB break-out region onto which respective connectors are soldered. Three such

More information

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005 Application Note QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height REVISION DATE: January 12, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed

More information

IEEE 802.3ae Interim Meeting - May 21st - 25th. XAUI Channel. Connector Noise Analysis - Z-Pack HM-Zd May 22, 2001

IEEE 802.3ae Interim Meeting - May 21st - 25th. XAUI Channel. Connector Noise Analysis - Z-Pack HM-Zd May 22, 2001 IEEE 802.3ae Interim Meeting - May 21st - 25th XAUI Channel John D Ambrosia Tyco Electronics john.dambrosia@tycoelectronics.com 1 XAUI Channel - Connector Noise 1V swing (2V differential), 150 ps rise

More information

High Speed Characterization Report

High Speed Characterization Report ERCD_020_XX_TTR_TED_1_D Mated with: ERF8-020-05.0-S-DV-L Description: 0.8mm Edge Rate High Speed Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview... 1

More information

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005 Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: February 22, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in

More information

High Speed Characterization Report

High Speed Characterization Report PCIEC-XXX-XXXX-EC-EM-P Mated with: PCIE-XXX-02-X-D-TH Description: 1.00 mm PCI Express Internal Cable Assembly, 30 AWG Twinax Ribbon Cable Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable

More information

High Speed Characterization Report

High Speed Characterization Report PCRF-064-XXXX-EC-SMA-P-1 Mated with: PCIE-XXX-02-X-D-TH Description: PCI Express Cable Assembly, Low Loss Microwave Cable Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview...

More information

Validation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS

Validation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS Using: Final Inch Test/Eval Kit, Differential Pair - No Grounds Configuration, QTE-DP/QSE-DP, 5mm Stack Height (P/N FIK-QxE-04-01)

More information

Z-PACK HS3 10 Row Vertical Plug to Right Angle Receptacle

Z-PACK HS3 10 Row Vertical Plug to Right Angle Receptacle ELECTRICAL PERFORMANCE REPORT Z-PACK HS3 10 Row Vertical Plug to Right Angle Receptacle Literature Number 1308506 Issued September, 2000 Copyright, Tyco Electronics Corporation All Rights reserved TABLE

More information

High Speed Characterization Report

High Speed Characterization Report QTE-020-02-L-D-A Mated With QSE-020-01-L-D-A Description: Parallel Board-to-Board, 0.8mm Pitch, 8mm (0.315 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents Connector Overview... 1

More information

COMMUNICATIONS, DATA, CONSUMER DIVISION. Mezzanine High-Speed High-Density Connectors GIG-ARRAY and MEG-ARRAY Electrical Performance Data

COMMUNICATIONS, DATA, CONSUMER DIVISION. Mezzanine High-Speed High-Density Connectors GIG-ARRAY and MEG-ARRAY Electrical Performance Data COMMUNICATIONS, DATA, CONSUMER DIVISION Mezzanine High-Speed High-Deity Connectors GIG-ARRAY and MEG-ARRAY Electrical Performance Data FCI: SETTING THE STANDARD FOR CONNECTORS With operatio in 30 countries,

More information

LoopBack Relay. GLB363 Series. With Built-in AC Bypass Capacitors / DC LoopBack Relay

LoopBack Relay. GLB363 Series. With Built-in AC Bypass Capacitors / DC LoopBack Relay GLB363 Series With Built-in AC Bypass Capacitors / DC SERIES DESIGNATION GLB363 RELAY TYPE, Sensitive Coil, Surface Mount Ground Shield and Stub pins with AC Bypass Capacitors or No capacitor DESCRIPTION

More information

NOT RECOMMENDED FOR NEW DESIGNS. Features. Applications. Markets

NOT RECOMMENDED FOR NEW DESIGNS. Features. Applications. Markets NOT RECOMMENDED FOR NEW DESIGNS Low Voltage 1.2V/1.8V/2.5V CML 2x2 Crosspoint Switch 6.4Gbps with Equalization General Description The is a fully-differential, low-voltage 1.2V/1.8V/2.5V CML 2x2 crosspoint

More information

DDR4 memory interface: Solving PCB design challenges

DDR4 memory interface: Solving PCB design challenges DDR4 memory interface: Solving PCB design challenges Chang Fei Yee - July 23, 2014 Introduction DDR SDRAM technology has reached its 4th generation. The DDR4 SDRAM interface achieves a maximum data rate

More information

TABLE OF CONTENTS. Sliver Cable Assemblies. TE Connectivity Technical Datasheet

TABLE OF CONTENTS. Sliver Cable Assemblies. TE Connectivity Technical Datasheet TABLE OF CONTENTS Introduction... 2 Description... 2 Features and Benefits... 2 Product Applications... 2 Industry Standards... 2 Technical Documents... 2 Part Numbers... 3 Table 1. Part Number Selection

More information

QUADSPLITTER AND IN-LINE QUADSPLITTER

QUADSPLITTER AND IN-LINE QUADSPLITTER QUADSPLITTER AND IN-LINE QUADSPLITTER technical characteristics specifications temperature rating: -55 c to + 5 c corrosion: MIL-STD-0 Method 0, Test Condition B shock: MIL-STD-0 Method, Test Condition

More information

High Speed Characterization Report

High Speed Characterization Report FTSH-115-03-L-DV-A Mated With CLP-115-02-L-D-A Description: Parallel Board-to-Board, 0.050 [1.27mm] Pitch, 5.13mm (0.202 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents Connector

More information

SY56216R. General Description. Features. Applications. Functional Block Diagram. Markets

SY56216R. General Description. Features. Applications. Functional Block Diagram. Markets Low Voltage 1.2V/1.8V/2.5V CML Dual Channel Buffer 4.5GHz/6.4Gbps with Equalization General Description The is a fully-differential, low-voltage 1.2V/1.8V/2.5V CML Dual Channel Buffer with input equalization.

More information

High Speed Characterization Report. Contact Plating Effects on Signal Integrity Gold on Post / Gold on Tail vs. Gold on Post / Matte Tin on Tail

High Speed Characterization Report. Contact Plating Effects on Signal Integrity Gold on Post / Gold on Tail vs. Gold on Post / Matte Tin on Tail Contact Plating Effects on Signal Integrity Gold on Post / Gold on Tail vs. Gold on Post / Matte Tin on Tail QTE-028-01-L-D-DP-A Mated With QSE-028-01-L-D-DP-A Description: Parallel Board-to-Board, Q Pair,

More information

H19- Reliable Serial Backplane Data Transmission at 10 Gb/s. January 30, 2002 Slide 1 of 24

H19- Reliable Serial Backplane Data Transmission at 10 Gb/s. January 30, 2002 Slide 1 of 24 H19- Reliable Serial Backplane Data Transmission at 10 Gb/s Slide 1 of 24 Evolution of the Interconnect F r e q u e n c y A c t i v e Channel Architecture Connectors Transmission Media Loss Properties

More information

OPEN BASE STATION ARCHITECTURE INITIATIVE

OPEN BASE STATION ARCHITECTURE INITIATIVE OPEN BASE STATION ARCHITECTURE INITIATIVE Appendix F Specification for Slim-I/O Panel Mount Cable to Board I/O Connector Version 1.0 Issue 1-0 1 () 9 10 11 1 1 1 1 1 1 1 19 0 1 9 0 1 9 0 1 FOREWORD OBSAI

More information

High Speed Characterization Report

High Speed Characterization Report TMMH-115-05-L-DV-A Mated With CLT-115-02-L-D-A Description: Micro Surface Mount, Board-to Board, 2.0mm (.0787 ) Pitch, 4.77mm (0.188 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents

More information

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model HSD Strategic Intent Provide the industry s premier HSD EDA software. Integration of premier

More information

Feb 13 Rev F

Feb 13 Rev F Product Specification IMPACT 100 Ohm Interconnect Systems 108-2351 14 Feb 13 Rev F 1. SCOPE 1.1. Content This specification defines the performance, tests and quality requirements for the TE Connectivity

More information

PCB Routing Guidelines for Signal Integrity and Power Integrity

PCB Routing Guidelines for Signal Integrity and Power Integrity PCB Routing Guidelines for Signal Integrity and Power Integrity Presentation by Chris Heard Orange County chapter meeting November 18, 2015 1 Agenda Insertion Loss 101 PCB Design Guidelines For SI Simulation

More information

The data rates of today s highspeed

The data rates of today s highspeed HIGH PERFORMANCE Measure specific parameters of an IEEE 1394 interface with Time Domain Reflectometry. Michael J. Resso, Hewlett-Packard and Michael Lee, Zayante Evaluating Signal Integrity of IEEE 1394

More information

LVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0

LVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0 LVDS Flow Through Evaluation Boards LVDS47/48EVK Revision 1.0 January 2000 6.0.0 LVDS Flow Through Evaluation Boards 6.1.0 The Flow Through LVDS Evaluation Board The Flow Through LVDS Evaluation Board

More information

LoopBack Relay. LB363 Series. With Built-in AC Bypass Capacitors. LoopBack Relay, Sensitive Coil, thru-hole with AC Bypass Capacitors

LoopBack Relay. LB363 Series. With Built-in AC Bypass Capacitors. LoopBack Relay, Sensitive Coil, thru-hole with AC Bypass Capacitors LB363 Series With Built-in AC Bypass Capacitors SERIES DESIGNATION LB363 RELAY TYPE, Sensitive Coil, thru-hole with AC Bypass Capacitors DESCRIPTION The LoopBack Series relay combines two DPDT electromechanical

More information

High Speed Characterization Report

High Speed Characterization Report MEC1-150-02-L-D-RA1 Description: Mini Edge-Card Socket Right Angle Surface Mount, 1.0mm (.03937 ) Pitch Samtec, Inc. 2005 All Rights Reserved Table of Contents Connector Overview... 1 Connector System

More information

MINI-SAS HIGH DENSITY

MINI-SAS HIGH DENSITY MINI-SAS HIGH DENSITY Connectors & Cable Assemblies TE Connectivity s (TE s) Mini-SAS HD (high density) product family includes compact, high-speed I/O solutions for SAS applications: storage, rack-mount

More information

High Speed Characterization Report

High Speed Characterization Report LSHM-150-06.0-L-DV-A Mates with LSHM-150-06.0-L-DV-A Description: High Speed Hermaphroditic Strip Vertical Surface Mount, 0.5mm (.0197") Centerline, 12.0mm Board-to-Board Stack Height Samtec, Inc. 2005

More information

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables 19-46; Rev 2; 2/8 EVALUATION KIT AVAILABLE 1Gbps to 12.Gbps General Description The is a 1Gbps to 12.Gbps equalization network that compensates for transmission medium losses encountered with FR4 and cables.

More information

AN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Design Guideline

AN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Design Guideline AN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Subscribe Latest document on the web: PDF HTML Contents Contents Intel Stratix 10 Devices, High Speed Signal Interface Layout... 3 Intel

More information

SURFACE MOUNT HIGH REPEATABILITY, BROADBAND TO-5 RELAYS DPDT

SURFACE MOUNT HIGH REPEATABILITY, BROADBAND TO-5 RELAYS DPDT SURFACE MOUNT HIGH REPEATABILITY, BROADBAND TO-5 RELAYS DPDT SERIES GRF300 GRF300D GRF300DD GRF303 GRF303D GRF303DD RELAY TYPE Repeatable, RF relay Repeatable, RF relay with internal diode for coil transient

More information

3M Shielded Controlled Impedance (SCI) Latch/Eject Header 2 mm Development Kit Instructions

3M Shielded Controlled Impedance (SCI) Latch/Eject Header 2 mm Development Kit Instructions 3M Shielded Controlled Impedance (SCI) Latch/Eject Header 2 mm Development Kit Instructions Contents 1.0 Purpose....................................... 1 2.0 Development Kits..................................

More information

Demystifying Vias in High-Speed PCB Design

Demystifying Vias in High-Speed PCB Design Demystifying Vias in High-Speed PCB Design Keysight HSD Seminar Mastering SI & PI Design db(s21) E H What is Via? Vertical Interconnect Access (VIA) An electrical connection between layers to pass a signal

More information

SMA - 50 Ohm Connectors

SMA - 50 Ohm Connectors For Flexible Cable Straight Crimp Type Plug - Captivated Contact CABLE TYPE RG-178/U, 196 1.20 +.025 f (GHz) 0-12.4 GHz 142-0402-001 142-0402-006 RG-161/U, 174,188, 316 RG-188 DS, RG-316 DS RG-58/U, 141,

More information

EMC problems from Common Mode Noise on High Speed Differential Signals

EMC problems from Common Mode Noise on High Speed Differential Signals EMC problems from Common Mode Noise on High Speed Differential Signals Bruce Archambeault, PhD Alma Jaze, Sam Connor, Jay Diepenbrock IBM barch@us.ibm.com 1 Differential Signals Commonly used for high

More information

Preliminary Product Overview

Preliminary Product Overview Preliminary Product Overview Features DC to > 3 GHz Frequency Range 25 Watt (CW), 200W (Pulsed) Max Power Handling Low On-State Insertion Loss, typical 0.3 db @ 3 GHz Low On-State Resistance < 0.75 Ω 25dB

More information

PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products

PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products Introduction The differential trace impedance of HDMI is specified at 100Ω±15% in Test ID 8-8 in HDMI Compliance Test Specification Rev.1.2a and

More information

LVDS Owner s Manual. A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products. Moving Info with LVDS

LVDS Owner s Manual. A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products. Moving Info with LVDS LVDS Owner s Manual A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products Moving Info with LVDS Revision 2.0 January 2000 LVDS Evaluation Boards Chapter 6 6.0.0 LVDS

More information

Mini Modules Castellation Pin Layout Guidelines - For External Antenna

Mini Modules Castellation Pin Layout Guidelines - For External Antenna User Guide Mini Modules Castellation Pin Layout Guidelines - For External Antenna Dcoument No: 0011-00-17-03-000 (Issue B) INTRODUCTION The MeshConnect EM35x Mini Modules (ZICM35xSP0-1C and ZICM35xSP2-1C)

More information

This specification covers performance, tests and quality requirements for MINIPAK* HDL Board Mount Receptacle or Plug Connector System.

This specification covers performance, tests and quality requirements for MINIPAK* HDL Board Mount Receptacle or Plug Connector System. Product Specification 108-2325 25Jun09 Rev B MINIPAK* HDL Board Mount Receptacle or Plug Connector System 1. SCOPE 1.1. Content This specification covers performance, tests and quality requirements for

More information

SIGNAL INTEGRITY ANALYSIS AND MODELING

SIGNAL INTEGRITY ANALYSIS AND MODELING 1.00mm Pitch BGA Socket Adapter System SIGNAL INTEGRITY ANALYSIS AND MODELING Rev. 2 www.advanced.com Signal Integrity Data Reporting At Advanced Interconnections Corporation, our Signal Integrity reporting

More information

ExaMAX 56Gb/s High Speed Orthogonal Connector System

ExaMAX 56Gb/s High Speed Orthogonal Connector System ExaMAX 56Gb/s High Speed Orthogonal Connector System ExaMAX high speed orthogonal connector system is designed to enable superior 56Gb/s electrical performance for increasing bandwidth requirements and

More information

High Data Rate Characterization Report

High Data Rate Characterization Report High Data Rate Characterization Report EQRF-020-1000-T-L-SMA-P-1 Mated with: QSE-xxx-01-x-D-A and SMA-J-P-x-ST-TH1 Description: Cable Assembly, High Speed Coax, 0.8 mm Pitch Samtec, Inc. 2005 All Rights

More information

Introducing IDC SSL Connector

Introducing IDC SSL Connector Introducing IDC SSL Connector The IDC SSL connector series are insulation displacement (IDC) SMT and thru-hole wire-to-board connectors designed for quick, tool-less termination of discrete wires onto

More information

InterBOARD TM 12 Channel Transmitter and Receiver Evaluation Board User Guide

InterBOARD TM 12 Channel Transmitter and Receiver Evaluation Board User Guide InterBOARD TM 12 Channel Transmitter and Receiver Evaluation Board User Guide SN-E12-X00501 Evaluation Board Features: Single Board compatible with Transmitter and Receiver Designed to operate up to 3.5

More information

TQQ MHz LTE Band 7 Uplink BAW Filter

TQQ MHz LTE Band 7 Uplink BAW Filter Applications LTE Band 7 Uplink Infrastructure Base Station General Purpose Wireless 6 Pin 3 x 3 mm leadless SMT Package Product Features Functional Block Diagram 70 MHz Bandwidth High Attenuation Low Loss

More information

AN-B21C-0004 Applications Note

AN-B21C-0004 Applications Note Rev. A, 10/12/09 SD 2009 Coto Technology All Rights Reserved 1/10 B21C Relay Specification Data TEST PARAMETERS CONDITIONS 1,2 MIN NOM MAX UNITS COIL SPECIFICATIONS COIL RESISTANCE 140.0 155.0 170.0 Ω

More information

Amphenol AssembleTech. Contents. Mini Cool Edge IO (MCIO) Cable Assemblies. Amphenol AssembleTech Technical Datasheet

Amphenol AssembleTech. Contents. Mini Cool Edge IO (MCIO) Cable Assemblies. Amphenol AssembleTech Technical Datasheet Contents Introduction........ 2 Description Features and Benefits Applications Industry Standards Technical Documents Part Numbers.......3 Table 1. Cable Connector Part Number Selection Guide Product Specifications........

More information

Amphenol AssembleTech. Contents. SlimSAS LP Cable Assemblies. Amphenol AssembleTech Technical Datasheet

Amphenol AssembleTech. Contents. SlimSAS LP Cable Assemblies. Amphenol AssembleTech Technical Datasheet Technical Datasheet Contents Introduction........ 2 Description Features and Benefits Applications Industry Standards Technical Documents Part Numbers.......3 Table 1. Cable Connector Part Number Selection

More information

Current Probes. User Manual

Current Probes. User Manual Current Probes User Manual ETS-Lindgren Inc. reserves the right to make changes to any product described herein in order to improve function, design, or for any other reason. Nothing contained herein shall

More information

Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. FEATURES AND SPECIFICATIONS Features and enefits Exceeds Category 5 performance

More information

High Data Rate Characterization Report

High Data Rate Characterization Report High Data Rate Characterization Report VPSTP-016-1000-01 Mated with: VRDPC-50-01-M-RA and VRDPC-50-01-M-RA Description: Plug Shielded Twisted Pair Cable Assembly, 0.8mm Pitch Samtec, Inc. 2005 All Rights

More information

0.8mm FH, Board to Board Vertical Plug to Vertical Receptacle, 10mm Stack Height

0.8mm FH, Board to Board Vertical Plug to Vertical Receptacle, 10mm Stack Height ELECTRICAL PERFORMANCE REPORT EPR 1242194 Issued: 04-1998 0.8mm FH, Board to Board ertical Plug to ertical Receptacle, 10mm Stack Height ACD - AMP Circuits & Design A Division of AMP Circuits & Packaging

More information

FLYOVER QSFP APPLICATION DESIGN GUIDE

FLYOVER QSFP APPLICATION DESIGN GUIDE FLYOVER QSFP APPLICATION DESIGN GUIDE FLY CRITICAL DATA OVER THE BOARD Samtec s Flyover QSFP Systems provide improved signal integrity and architectural flexibility by flying critical high-speed signals

More information

High Speed Characterization Report

High Speed Characterization Report TCDL2-10-T-05.00-DP and TCDL2-10-T-10.00-DP Mated with: TMMH-110-04-X-DV and CLT-110-02-X-D Description: 2-mm Pitch Micro Flex Data Link Samtec, Inc. 2005 All Rights Reserved Table of Contents Introduction...1

More information

PCI-EXPRESS CLOCK SOURCE. Features

PCI-EXPRESS CLOCK SOURCE. Features DATASHEET ICS557-01 Description The ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 100 MHz in a small 8-pin SOIC package.

More information

TQM EVB. Not for New Designs BC14/BC1/B25 BAW Duplexer. Applications. Functional Block Diagram. Product Features. General Description

TQM EVB. Not for New Designs BC14/BC1/B25 BAW Duplexer. Applications. Functional Block Diagram. Product Features. General Description TQM96314 Applications CDMA/LTE handset, data card & mobile router applications using the extension PCS band (Band Class 14) / BC1 / B25 8 Pin 2.6 x 2.1 x.88 mm Product Features Excellent Triple Beat Performance:

More information

Where Did My Signal Go?

Where Did My Signal Go? Where Did My Signal Go? A Discussion of Signal Loss Between the ATE and UUT Tushar Gohel Mil/Aero STG Teradyne, Inc. North Reading, MA, USA Tushar.gohel@teradyne.com Abstract Automatic Test Equipment (ATE)

More information

HMC850LC3. High Speed Logic - SMT. Features. Typical Applications. Functional Diagram. General Description

HMC850LC3. High Speed Logic - SMT. Features. Typical Applications. Functional Diagram. General Description Typical Applications Features High Speed Logic - SMT The is ideal for: RF ATE Applications Broadband Test & Measurement Serial Data Transmission up to 28 Gbps Clock Buffering up to 20 GHz Functional Diagram

More information

PCB Trace Impedance: Impact of Localized PCB Copper Density

PCB Trace Impedance: Impact of Localized PCB Copper Density PCB Trace Impedance: Impact of Localized PCB Copper Density Gary A. Brist, Jeff Krieger, Dan Willis Intel Corp Hillsboro, OR Abstract Trace impedances are specified and controlled on PCBs as their nominal

More information

TQQ MHz LTE Band 7 Uplink BAW Filter

TQQ MHz LTE Band 7 Uplink BAW Filter Applications LTE Band 7 Uplink Infrastructure Base Station General Purpose Wireless 6 Pin 3x3 mm leadless SMT Package Product Features 70 MHz Bandwidth High Attenuation Low Loss 50 Ohm Input/Output Impedance

More information

0.8mm FH, Board to Board Vertical Plug to Vertical Receptacle, 5mm Stack Height

0.8mm FH, Board to Board Vertical Plug to Vertical Receptacle, 5mm Stack Height ELECTRICAL PERFORMANCE REPORT EPR 1242193 Issued: 04-1998 0.8mm FH, Board to Board ertical Plug to ertical Receptacle, 5mm Stack Height ACD - AMP Circuits & Design A Division of AMP Circuits & Packaging

More information

TQM BC1/B2 BAW Duplexer

TQM BC1/B2 BAW Duplexer QM2 Not for New Design as an alternative. Applications CDMA / UMTS Handsets Data Cards Mobile Routers PCS Band Class 1 and Band 2 8 Pin 2.6 x 2.1 x 0.0 mm Product Features Functional Block Diagram Excellent

More information

Tektronix Inc. DisplayPort Standard. Revision Tektronix MOI for Cable Tests (DSA8200 based sampling instrument with IConnect software)

Tektronix Inc. DisplayPort Standard. Revision Tektronix MOI for Cable Tests (DSA8200 based sampling instrument with IConnect software) DisplayPort Standard Revision 1.0 05-20-2008 DisplayPort Standard Tektronix MOI for Cable Tests (DSA8200 based sampling instrument with IConnect software) 1 Table of Contents: Modification Records... 4

More information

FISCHER CUSTOM COMMUNICATIONS, INC.

FISCHER CUSTOM COMMUNICATIONS, INC. FISCHER CUSTOM COMMUNICATIONS, INC. Current Probe Catalog FISCHER CUSTOM COMMUNICATIONS, INC. Fischer Custom Communications, Inc., is a manufacturer of custom electric and magnetic field sensors for military

More information

FCDB (Fibre-Channel Data Bus) & Ruggedized High Speed Solutions

FCDB (Fibre-Channel Data Bus) & Ruggedized High Speed Solutions FCDB (Fibre-Channel Data Bus) & Ruggedized High Speed Solutions Souriau Solutions Souriau offers a complete ruggedized cabling solutions for pointto point, featuring Fibre-Channel technology with the FCDB

More information

HMC722LP3E HIGH SPEED LOGIC - SMT. 13 Gbps, FAST RISE TIME AND/NAND/OR/NOR GATE, w/ PROGRAMMABLE OUTPUT VOLTAGE. Typical Applications.

HMC722LP3E HIGH SPEED LOGIC - SMT. 13 Gbps, FAST RISE TIME AND/NAND/OR/NOR GATE, w/ PROGRAMMABLE OUTPUT VOLTAGE. Typical Applications. Typical Applications Features The HMC722LPE is ideal for: RF ATE Applications Broadband Test & Measurement Serial Data Transmission up to 1 Gbps Digital Logic Systems up to 1 GHz NRZ-to-RZ Conversion Functional

More information

Matched Terminated Stub for VIA Higher Technology Bandwidth Transmission. in Line Cards and Back Planes. Printed Circuit Board Operations

Matched Terminated Stub for VIA Higher Technology Bandwidth Transmission. in Line Cards and Back Planes. Printed Circuit Board Operations Matched Terminated Stub VIA Technology Matched Terminated Stub for VIA Higher Technology Bandwidth Transmission for Higher Bandwidth Transmission in Line Cards and Back Planes. in Line Cards and Back Planes.

More information

HMC721LP3E v Gbps, FAST RISE TIME XOR / XNOR GATE w/ PROGRAMMABLE OUTPUT VOLTAGE

HMC721LP3E v Gbps, FAST RISE TIME XOR / XNOR GATE w/ PROGRAMMABLE OUTPUT VOLTAGE Typical Applications Features The HMC721LPE is ideal for: 16 G Fiber Channel RF ATE Applications Broadband Test & Measurement Serial Data Transmission up to 14 Gbps Digital Logic Systems up to 14 GHz Functional

More information

Contents. Mini Cool Edge IO (MCIO) Cable Assemblies. Amphenol AssembleTech Technical Datasheet

Contents. Mini Cool Edge IO (MCIO) Cable Assemblies. Amphenol AssembleTech Technical Datasheet Contents Introduction........ 2 Description Features and Benefits Applications Industry Standards Technical Documents Part Numbers.......3 Table 1. Cable Connector Part Number Selection Guide Product Specifications........

More information

Intel 82566/82562V Layout Checklist (version 1.0)

Intel 82566/82562V Layout Checklist (version 1.0) Intel 82566/82562V Layout Checklist (version 1.0) Project Name Fab Revision Date Designer Intel Contact SECTION CHECK ITEMS REMARKS DONE General Ethernet Controller Obtain the most recent product documentation

More information

Qualification Test Report Mini-Universal MATE-N-LOK* Connector

Qualification Test Report Mini-Universal MATE-N-LOK* Connector Qualification Test Report Mini-Universal MATE-N-LOK* Connector 501-589 21 May 12 Rev B 1. INTRODUCTION 1.1. Purpose 1.2. Scope Testing was performed on the Tyco Electronics Mini-Universal MATE-N-LOK* Connectors

More information

Application Note 5011

Application Note 5011 MGA-62563 High Performance GaAs MMIC Amplifier Application Note 511 Application Information The MGA-62563 is a high performance GaAs MMIC amplifier fabricated with Avago Technologies E-pHEMT process and

More information

VLSI is scaling faster than number of interface pins

VLSI is scaling faster than number of interface pins High Speed Digital Signals Why Study High Speed Digital Signals Speeds of processors and signaling Doubled with last few years Already at 1-3 GHz microprocessors Early stages of terahertz Higher speeds

More information

SPECIFICATION AND PERFORMANCE CHARACTERISTICS SERIAL ATA CABLE ASSEMBLIES

SPECIFICATION AND PERFORMANCE CHARACTERISTICS SERIAL ATA CABLE ASSEMBLIES SPECIFICATION AND PERFORMANCE CHARACTERISTICS OF SERIAL ATA CABLE ASSEMBLIES CIRCUIT ASSEMBLY CORP. 18 THOMAS STREET, IRVINE, CA 92618-2777 Page No. 1 CONTENTS: 1.0 SCOPE.. 3 2.0 APPLICABLE DOCUMENTS 3

More information

Data Sheet. ACFF-1024 ISM Bandpass Filter ( MHz) Description. Features. Specifications. Functional Block Diagram.

Data Sheet. ACFF-1024 ISM Bandpass Filter ( MHz) Description. Features. Specifications. Functional Block Diagram. ACFF-124 ISM Bandpass Filter (241 2482 MHz) Data Sheet Description The Avago ACFF-124 is a miniaturized Bandpass Filter designed for use in the 2.4 GHz Industrial, Scientific and Medical (ISM) band. The

More information

Features and Technical Specifications

Features and Technical Specifications Features and Technical Specifications PRODU C T SUM M AR Y The HL9404 is a signal splitter and combiner that offers industry-best amplitude and phase match over a bandwidth of 500 khz to 40 GHz (-3 db).

More information

Aries Kapton CSP socket

Aries Kapton CSP socket Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...

More information

3D IC-Package-Board Co-analysis using 3D EM Simulation for Mobile Applications

3D IC-Package-Board Co-analysis using 3D EM Simulation for Mobile Applications 3D IC-Package-Board Co-analysis using 3D EM Simulation for Mobile Applications Darryl Kostka, CST of America Taigon Song and Sung Kyu Lim, Georgia Institute of Technology Outline Introduction TSV Array

More information

TQQ MHz LTE Band 3 Uplink BAW Filter

TQQ MHz LTE Band 3 Uplink BAW Filter Applications LTE Band 3 Uplink Infrastructure Base Station General Purpose Wireless 6 Pin 3 x 3 mm leadless SMT Package Product Features Functional Block Diagram 75 MHz Bandwidth High Attenuation Low Loss

More information

Engineering the Power Delivery Network

Engineering the Power Delivery Network C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path

More information

3M High Routability External MiniSAS Cable Assembly 8G26 Series Product Specification Revised

3M High Routability External MiniSAS Cable Assembly 8G26 Series Product Specification Revised Page 1 of 7 Product Specification 78-5102-0099-7 Revised 11-16-11 Contents Title Page and Contents......................................................... 1 1.0 Scope....................................................................

More information

TECHNICAL REPORT: CVEL Parasitic Inductance Cancellation for Filtering to Chassis Ground Using Surface Mount Capacitors

TECHNICAL REPORT: CVEL Parasitic Inductance Cancellation for Filtering to Chassis Ground Using Surface Mount Capacitors TECHNICAL REPORT: CVEL-14-059 Parasitic Inductance Cancellation for Filtering to Chassis Ground Using Surface Mount Capacitors Andrew J. McDowell and Dr. Todd H. Hubing Clemson University April 30, 2014

More information

SV2C 28 Gbps, 8 Lane SerDes Tester

SV2C 28 Gbps, 8 Lane SerDes Tester SV2C 28 Gbps, 8 Lane SerDes Tester Data Sheet SV2C Personalized SerDes Tester Data Sheet Revision: 1.0 2015-03-19 Revision Revision History Date 1.0 Document release. March 19, 2015 The information in

More information