EE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9" FR4 26" FR4. 9" FR4, via stub.

Size: px
Start display at page:

Download "EE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9" FR4 26" FR4. 9" FR4, via stub."

Transcription

1 EE29C Spring 211 Lecture 5: Equalization Techniques Elad Alon Dept. of EECS Link Channels Attenuation [db] " FR4, via stub 9" FR4 26" FR4-6 26" FR4, via stub frequency [GHz] EE29C Lecture 5 2

2 Inter-Symbol Interference Channel is band-limited I.e., dispersive (low pass) Short TX pulses get spread out Low latency Also get reflections Z mismatches, connectors, etc. Longer latency pulse response Tsymbol=16ps ns EE29C Lecture 5 3 Why ISI Matters 1.8 Eye Diagram Amplitude Symbol time First sample doesn t even reach RX threshold Suffers ISI from all previous zero bits Middle sample hardly different from first.2 trailing ISI (from previous symbol) and.1 leading ISI (from next symbol) EE29C Lecture 5 4

3 Equalization + = Basic goal is to flatten channel response I.e., in time domain, get back our nice clean pulse For low-pass channel, equalizer boosts high frequencies EE29C Lecture 5 5 History Equalization been around for a very long time What makes electrical interfaces unique: Performance Power and area constraints EE29C Lecture 5 6

4 Equalizer Types More alphabet soup CTLE, ZFE, DFE, RX FIR, MMSE, Three basic distinctions: Linear vs. Non-Linear Continuous Time vs. Discrete Time Minimize ISI vs. Minimize ISI + Noise EE29C Lecture 5 7 Continuous Time Linear Equalizer (CTLE) EE29C Lecture 5 8

5 CTLE Implementation, Limitations EE29C Lecture 5 9 Linear FIR EE29C Lecture 5 1

6 Transmitter FIR Example Tx Data Anticausal taps.7.5 Unequalized Equalization Pulse End of Line Voltage.3.1 Causal taps time (ns) EE29C Lecture 5 11 Setting the Coefficients Assume channel response is known for now See later how to estimate it Most basic approach: zero-forcing (ZFE) Single-bit Channel Response Equalized Response EE29C Lecture 5 12

7 ZFE Setting Formulation (Math ) EE29C Lecture 5 13 Zero-Forcing : Desired Response EE29C Lecture 5 14

8 Final Coefficients: Least Squares EE29C Lecture 5 15 Transmitter FIR Revisited Tx Data Anticausal taps.7.5 Unequalized Equalization Pulse End of Line Voltage.3.1 Causal taps time (ns) Can t generally use ZFE result directly TX has a peak swing constraint At same max. swing, RX amplitude reduced Is this a problem? EE29C Lecture 5 16

9 The Fundamental Issue: Noise Attenuation [db] equalized unequalized -2 frequency [GHz] ZFE eliminates ISI But increases magnitude of noise relative to signal Noise enhancement Particularly bad on channels with notches TX/RX eq. needs large atten./gain EE29C Lecture 5 17 An Alternate Approach: MMSE Don t just cancel ISI Find optimal balance between noise and ISI Minimum Mean Squared Equalizer: EE29C Lecture 5 18

10 MMSE vs. ZFE, Limitations MMSE allows residual ISI But amplifies noise less Normalized Amplitide Unequalized ZFE MMSE Symbol Number Unfortunately, MMSE not so straightforward to apply in links Harder to adapt (more later) Noise may not be known EE29C Lecture 5 19 Good News: There Is Another Way Once you know which bit was transmitted You also know exactly what ISI that bit will cause Why not directly cancel the ISI you know is coming? Symbol time Amplitude EE29C Lecture 5 2

11 Decision Feedback Equalization (DFE) RX_in Pulse response time FIR Filter Key advantage: no noise enhancement Feedback signal based on perfect digital bits ISI subtracted based on those bits EE29C Lecture 5 21 DFE Issues Only handles postcursors May still need linear (feedforward) filter for pre-cursors RX_in What happens when RX makes a mistake? EE29C Lecture 5 22

12 DFE Issues: Timing RX_in Need to do all of the following in at most 1UI: Resolve the (small) bit Scale the bit by the coefficient Sum the new analog value EE29C Lecture 5 23 Pulse Shape Interaction RX_in Ideal DFE would actually settle within.5ui Otherwise affects edge position FIR filter can have same issue Fixing it requires an over-sampled (fractional) equalizer EE29C Lecture 5 24

13 Fractional Equalization Normalized Amplitude Symbol-spaced 2x Oversampled Symbol Number EE29C Lecture 5 25

EQUALIZERS. HOW DO? BY: ANKIT JAIN

EQUALIZERS. HOW DO? BY: ANKIT JAIN EQUALIZERS. HOW DO? BY: ANKIT JAIN AGENDA DFE (Decision Feedback Equalizer) Basics FFE (Feed-Forward Equalizer) Basics CTLE (Continuous-Time Linear Equalizer) Basics More Complex Equalization UNDERSTANDING

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 0 Lecture 8: RX FIR, CTLE, & DFE Equalization Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam is

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN720: High-Speed Links Circuits and Systems Spring 207 Lecture 8: RX FIR, CTLE, DFE, & Adaptive Eq. Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 4 Report and Prelab

More information

To learn fundamentals of high speed I/O link equalization techniques.

To learn fundamentals of high speed I/O link equalization techniques. 1 ECEN 720 High-Speed Links: Circuits and Systems Lab5 Equalization Circuits Objective To learn fundamentals of high speed I/O link equalization techniques. Introduction An ideal cable could propagate

More information

Electronic Dispersion Compensation of 40-Gb/s Multimode Fiber Links Using IIR Equalization

Electronic Dispersion Compensation of 40-Gb/s Multimode Fiber Links Using IIR Equalization Electronic Dispersion Compensation of 4-Gb/s Multimode Fiber Links Using IIR Equalization George Ng & Anthony Chan Carusone Dept. of Electrical & Computer Engineering University of Toronto Canada Transmitting

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN72: High-Speed Links Circuits and Systems Spring 217 Lecture 4: Channel Pulse Model & Modulation Schemes Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Lab 1 Report

More information

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS EE290C Spring 2011 Lecture 2: High-Speed Link Overview and Environment Elad Alon Dept. of EECS Most Basic Link Keep in mind that your goal is to receive the same bits that were sent EE290C Lecture 2 2

More information

eye_eq Program Tutorial

eye_eq Program Tutorial eye_eq Program Tutorial Jungsub Byun When we send transmissions more closely in succession to increase the data transmission rate, interference between them is unavoidable. This phenomenon is called intersymbol

More information

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Asian IBIS Summit 2017 Taipei, ROC November 15, 2017 9 Combinations of TX and RX Model Types AMI file has: GetWave_Exists

More information

Comparison of Time Domain and Statistical IBIS-AMI Analyses

Comparison of Time Domain and Statistical IBIS-AMI Analyses Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Asian IBIS Summit 2017 Shanghai, PRC November 13, 2017 9 Combinations of TX and RX Model Types AMI file has: GetWave_Exists

More information

A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin. Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft

A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin. Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft AGENDA A SerDes Balancing Act Introduction Co-Optimization

More information

A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c,

A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c, 4th International Conference on Computer, Mechatronics, Control and Electronic Engineering (ICCMCEE 2015) A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a,

More information

Chapter 9. Digital Communication Through Band-Limited Channels. Muris Sarajlic

Chapter 9. Digital Communication Through Band-Limited Channels. Muris Sarajlic Chapter 9 Digital Communication Through Band-Limited Channels Muris Sarajlic Band limited channels (9.1) Analysis in previous chapters considered the channel bandwidth to be unbounded All physical channels

More information

Specifying a Channel Through Impulse Response. Charles Moore July 9, 2004

Specifying a Channel Through Impulse Response. Charles Moore July 9, 2004 Specifying a Channel Through Impulse Response Charles Moore July 9, 2004 Current Practice Current practice specifies channels in terms of S parameters. This is useful since S parameters are relatively

More information

High-Speed Links. Agenda : High Speed Links

High-Speed Links. Agenda : High Speed Links High-Speed Links Vladimir Stojanovic (with slides from M. Horowitz, J. Zerbe, K.Yang and W. Ellersick) EE371 Lecture 16 Agenda : High Speed Links High-Speed Links, What,Where? Signaling Faster - Evolution»

More information

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005 T10/05-428r0 SAS-2 channels analyses and suggestion for physical link requirements To: T10 Technical Committee From: Yuriy M. Greshishchev, PMC-Sierra Inc. (yuriy_greshishchev@pmc-sierra.com) Date: 06

More information

VLSI Broadband Communication Circuits

VLSI Broadband Communication Circuits Miscellaneous topics Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 16 Nov. 2007 Outline Optimal equalizers LMS adaptation Validity of PLL linear model

More information

CAUI-4 Chip Chip Spec Discussion

CAUI-4 Chip Chip Spec Discussion CAUI-4 Chip Chip Spec Discussion 1 Chip-Chip Considerations Target: low power, simple chip-chip specification to allow communication over loss with one connector Similar to Annex 83A in 802.3ba 25cm or

More information

Xilinx Answer Link Tuning For UltraScale and UltraScale+

Xilinx Answer Link Tuning For UltraScale and UltraScale+ Xilinx Answer 70918 Link Tuning For UltraScale and UltraScale+ Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note that

More information

A 24Gb/s Software Programmable Multi-Channel Transmitter

A 24Gb/s Software Programmable Multi-Channel Transmitter A 24Gb/s Software Programmable Multi-Channel Transmitter A. Amirkhany 1, A. Abbasfar 2, J. Savoj 2, M. Jeeradit 2, B. Garlepp 2, V. Stojanovic 2,3, M. Horowitz 1,2 1 Stanford University 2 Rambus Inc 3

More information

Eye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent?

Eye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent? EE29C Spring 2 Lecture 2: High-Speed Link Overview and Environment Eye Diagrams V V t b This is a This is a V e Eye Opening - space between and Elad Alon Dept. of EECS t e With voltage noise With timing

More information

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers AN678 Subscribe This application note provides a set of guidelines to run error free across backplanes at high-speed

More information

Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission

Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission Miao Li Department of Electronics Carleton University Ottawa, ON. K1S5B6, Canada Tel: 613 525754 Email:mili@doe.carleton.ca

More information

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces Adam Healey Avago Technologies IEEE P802.3bs 400 GbE Task Force March 2015 Introduction Channel Operating Margin (COM) is a figure of merit

More information

ECS455: Chapter 5 OFDM

ECS455: Chapter 5 OFDM ECS455: Chapter 5 OFDM 1 Dr.Prapun Suksompong www.prapun.com Office Hours: Library (Rangsit) Mon 16:20-16:50 BKD 3601-7 Wed 9:20-11:20 OFDM Applications 802.11 Wi-Fi: a/g/n/ac versions DVB-T (Digital Video

More information

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005 06-011r0 Towards a SAS-2 Physical Layer Specification Kevin Witt 11/30/2005 Physical Layer Working Group Goal Draft a Specification which will: 1. Meet the System Designers application requirements, 2.

More information

Equalization. Isolated Pulse Responses

Equalization. Isolated Pulse Responses Isolated pulse responses Pulse spreading Group delay variation Equalization Equalization Magnitude equalization Phase equalization The Comlinear CLC014 Equalizer Equalizer bandwidth and noise Bit error

More information

High Speed I/O 2-PAM Receiver Design. EE215E Project. Signaling and Synchronization. Submitted By

High Speed I/O 2-PAM Receiver Design. EE215E Project. Signaling and Synchronization. Submitted By High Speed I/O 2-PAM Receiver Design EE215E Project Signaling and Synchronization Submitted By Amrutha Iyer Kalpana Manickavasagam Pritika Dandriyal Joseph P Mathew Problem Statement To Design a high speed

More information

A Power-Scalable 7-Tap FIR Equalizer with Tunable Active Delay Line for 10-to-25Gb/s Multi-Mode Fiber EDC in 28nm LP-CMOS

A Power-Scalable 7-Tap FIR Equalizer with Tunable Active Delay Line for 10-to-25Gb/s Multi-Mode Fiber EDC in 28nm LP-CMOS A Power-Scalable 7-Tap FIR Equalizer with Tunable Active Delay Line for 10-to-25Gb/s Multi-Mode Fiber EDC in 28nm LP-CMOS E. Mammei, F. Loi, F. Radice*, A. Dati*, M. Bruccoleri*, M. Bassi, A. Mazzanti

More information

Delft University of Technology Faculty of Electrical Engineering, Mathematics and Computer Science

Delft University of Technology Faculty of Electrical Engineering, Mathematics and Computer Science Delft University of Technology Faculty of Electrical Engineering, Mathematics and Computer Science Analysis and Design of Decision Feedback Equalizers for bitrates of 10Gbps and Beyond in Submicron CMOS

More information

Prepared for the Engineers of Samsung Electronics RF transmitter & power amplifier

Prepared for the Engineers of Samsung Electronics RF transmitter & power amplifier Prepared for the Engineers of Samsung Electronics RF transmitter & power amplifier Changsik Yoo Dept. Electrical and Computer Engineering Hanyang University, Seoul, Korea 1 Wireless system market trends

More information

56+ Gb/s Serial Transmission using Duobinary Signaling

56+ Gb/s Serial Transmission using Duobinary Signaling 56+ Gb/s Serial Transmission using Duobinary Signaling Jan De Geest Senior Staff R&D Signal Integrity Engineer, FCI Timothy De Keulenaer Doctoral Researcher, Ghent University, INTEC-IMEC Introduction Motivation

More information

TDECQ update noise treatment and equalizer optimization (revision of king_3bs_02_0217_smf)

TDECQ update noise treatment and equalizer optimization (revision of king_3bs_02_0217_smf) TDECQ update noise treatment and equalizer optimization (revision of king_3bs_02_0217_smf) 21st February 2017 P802.3bs SMF ad hoc Jonathan King, Finisar 1 Preamble TDECQ calculates the db ratio of how

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 9: Noise Sources Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 5 Report and Prelab 6 due Apr. 3 Stateye

More information

08-027r2 Toward SSC Modulation Specs and Link Budget

08-027r2 Toward SSC Modulation Specs and Link Budget 08-027r2 Toward SSC Modulation Specs and Link Budget (Spreading the Pain) Guillaume Fortin, Rick Hernandez & Mathieu Gagnon PMC-Sierra 1 Overview The JTF as a model of CDR performance Using the JTF to

More information

CAUI-4 Consensus Building, Specification Discussion. Oct 2012

CAUI-4 Consensus Building, Specification Discussion. Oct 2012 CAUI-4 Consensus Building, Specification Discussion Oct 2012 ryan.latchman@mindspeed.com 1 Agenda Patent Policy: - The meeting is an official IEEE ad hoc. Please review the patent policy at the following

More information

Chip-to-module far-end TX eye measurement proposal

Chip-to-module far-end TX eye measurement proposal Chip-to-module far-end TX eye measurement proposal Raj Hegde & Adam Healey IEEE P802.3bs 400 Gb/s Ethernet Task Force March 2017 Vancouver, BC, Canada 1 Background In smith_3bs_01a_0915, it was shown that

More information

Care and Feeding of the One Bit Digital to Analog Converter

Care and Feeding of the One Bit Digital to Analog Converter 1 Care and Feeding of the One Bit Digital to Analog Converter Jim Thompson, University of Washington, 8 June 1995 Introduction The one bit digital to analog converter (DAC) is a magical circuit that accomplishes

More information

ADAPTIVE DECISION FEEDBACK EQUALIZATION FOR MULTI-Gbps DATA LINKS

ADAPTIVE DECISION FEEDBACK EQUALIZATION FOR MULTI-Gbps DATA LINKS ADAPTIVE DECISION FEEDBACK EQUALIZATION FOR MULTI-Gbps DATA LINKS by Alaa R. Abdullah Bacelor of Science, University of Technology, Baghdad, Iraq, 1989 Master of Science, Ryerson University, Toronto, Canada,

More information

10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs

10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs 10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs IEEE802.3 10 Mb/s Single Twisted Pair Ethernet Study Group 9/8/2016 1 Overview Signal Coding Analog

More information

Care and Feeding of the One Bit Digital to Analog Converter

Care and Feeding of the One Bit Digital to Analog Converter Care and Feeding of the One Bit Digital to Analog Converter Jim Thompson, University of Washington, 8 June 1995 Introduction The one bit digital to analog converter (DAC) is a magical circuit that accomplishes

More information

Baseline COM parameters for 50G Backplane and Copper Cable specifications

Baseline COM parameters for 50G Backplane and Copper Cable specifications Baseline COM parameters for 50G Backplane and Copper Cable specifications Upen Reddy Kareti - Cisco Adam Healey Broadcom Ltd. IEEE P802.3cd Task Force, September 12 16 2016, Fort Worth Studies in kareti_3cd_01a_0716

More information

10GBASE-T T Tutorial. SolarFlare Communications IEEE Kauai, Hawaii. November 11, 2002

10GBASE-T T Tutorial. SolarFlare Communications IEEE Kauai, Hawaii. November 11, 2002 10GBASE-T T Tutorial IEEE 802.3 Kauai, Hawaii November 11, 2002 Communications Communications 10GBASE-T IEEE Tutorial, 11/11/2002 1 Agenda Introduction, Cabling & Challenges - George Zimmerman, Ph.D. CEO

More information

Building IBIS-AMI Models from Datasheet Specifications

Building IBIS-AMI Models from Datasheet Specifications DesignCon 2016 Building IBIS-AMI Models from Datasheet Specifications Eugene Lim, Intel Corporation Donald Telian, SiGuys Abstract Some high-speed SerDes devices do not come with IBIS-AMI models. For situations

More information

A PROGRAMMABLE PRE-CURSOR ISI EQUALIZATION CIRCUIT FOR HIGH-SPEED SERIAL LINK OVER HIGHLY LOSSY BACKPLANE CHANNEL

A PROGRAMMABLE PRE-CURSOR ISI EQUALIZATION CIRCUIT FOR HIGH-SPEED SERIAL LINK OVER HIGHLY LOSSY BACKPLANE CHANNEL A PROGRAMMABLE PRE-CUROR II EQUALIZATION CIRCUIT FOR HIGH-PEED ERIAL LINK OVER HIGHLY LOY BACKPLANE CHANNEL Bo Wang, Dianyong Chen, Bangli Liang, Jinguang Jiang 2 and Tad Kwasniewski DOE, Carleton University,

More information

QAM-Based Transceiver Solutions for Full-Duplex Gigabit Ethernet Over 4 Pairs of UTP-5 Cable. Motivation for Using QAM

QAM-Based Transceiver Solutions for Full-Duplex Gigabit Ethernet Over 4 Pairs of UTP-5 Cable. Motivation for Using QAM QAM-Based Transceiver Solutions for Full-Duplex Gigabit Ethernet Over 4 Pairs of UTP-5 Cable Henry Samueli, Jeffrey Putnam, Mehdi Hatamian Broadcom Corporation 16251 Laguna Canyon Road Irvine, CA 92618

More information

Mobile and Personal Communications. Dr Mike Fitton, Telecommunications Research Lab Toshiba Research Europe Limited

Mobile and Personal Communications. Dr Mike Fitton, Telecommunications Research Lab Toshiba Research Europe Limited Mobile and Personal Communications Dr Mike Fitton, mike.fitton@toshiba-trel.com Telecommunications Research Lab Toshiba Research Europe Limited 1 Mobile and Personal Communications Outline of Lectures

More information

EE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces. Agenda

EE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces. Agenda EE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces Lecture 6 Equalizers Borivoje Nikolic February 5, 2004. Agenda Equalization Background Implementation of Equalizers

More information

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016 ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 016 Lecture 7: Transmitter Analysis Sam Palermo Analog & Mixed-Signal Center Texas A&M University Optical Modulation Techniques

More information

ECE 630: Statistical Communication Theory

ECE 630: Statistical Communication Theory ECE 630: Statistical Communication Theory Dr. B.-P. Paris Dept. Electrical and Comp. Engineering George Mason University Last updated: January 23, 2018 2018, B.-P. Paris ECE 630: Statistical Communication

More information

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 6: Fading

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 6: Fading ECE 476/ECE 501C/CS 513 - Wireless Communication Systems Winter 2005 Lecture 6: Fading Last lecture: Large scale propagation properties of wireless systems - slowly varying properties that depend primarily

More information

New SI Techniques for Large System Performance Tuning

New SI Techniques for Large System Performance Tuning DesignCon 2016 New SI Techniques for Large System Performance Tuning Donald Telian, SiGuys telian@siguys.com Michael Steinberger, SiSoft msteinb@sisoft.com Barry Katz, SiSoft bkatz@sisoft.com Abstract

More information

Evaluation of channel estimation combined with ICI self-cancellation scheme in doubly selective fading channel

Evaluation of channel estimation combined with ICI self-cancellation scheme in doubly selective fading channel ISSN (Online): 2409-4285 www.ijcsse.org Page: 1-7 Evaluation of channel estimation combined with ICI self-cancellation scheme in doubly selective fading channel Lien Pham Hong 1, Quang Nguyen Duc 2, Dung

More information

The Radio Channel. COS 463: Wireless Networks Lecture 14 Kyle Jamieson. [Parts adapted from I. Darwazeh, A. Goldsmith, T. Rappaport, P.

The Radio Channel. COS 463: Wireless Networks Lecture 14 Kyle Jamieson. [Parts adapted from I. Darwazeh, A. Goldsmith, T. Rappaport, P. The Radio Channel COS 463: Wireless Networks Lecture 14 Kyle Jamieson [Parts adapted from I. Darwazeh, A. Goldsmith, T. Rappaport, P. Steenkiste] Motivation The radio channel is what limits most radio

More information

Orthogonal Frequency Domain Multiplexing

Orthogonal Frequency Domain Multiplexing Chapter 19 Orthogonal Frequency Domain Multiplexing 450 Contents Principle and motivation Analogue and digital implementation Frequency-selective channels: cyclic prefix Channel estimation Peak-to-average

More information

Results of a Practical Measurement System for the TP3 Comprehensive Stressed Receiver Sensitivity and Overload Test

Results of a Practical Measurement System for the TP3 Comprehensive Stressed Receiver Sensitivity and Overload Test Results of a Practical Measurement System for the TP3 Comprehensive Stressed Receiver Sensitivity and Overload Test Finisar September 9, 2005 Page: 1 Introduction IEEE 802.3aq D2.2 68.6.9 Comprehensive

More information

Equalize 10Gbase-CX4 and Copper InfiniBand Links with the MAX3983

Equalize 10Gbase-CX4 and Copper InfiniBand Links with the MAX3983 Design Note: HFDN-27.0 Rev.1; 04/08 Equalize 10Gbase-CX4 and Copper InfiniBand Links with the MAX3983 AAILABLE Equalize 10Gbase-CX4 and Copper InfiniBand Links with the MAX3983 1 Introduction This discussion

More information

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard By Ken Willis, Product Engineering Architect; Ambrish Varma, Senior Principal Software Engineer; Dr. Kumar Keshavan, Senior

More information

Notes on OR Data Math Function

Notes on OR Data Math Function A Notes on OR Data Math Function The ORDATA math function can accept as input either unequalized or already equalized data, and produce: RF (input): just a copy of the input waveform. Equalized: If the

More information

TETRA Tx Test Solution

TETRA Tx Test Solution Product Introduction TETRA Tx Test Solution Signal Analyzer Reference Specifications ETSI EN 300 394-1 V3.3.1(2015-04) / Part1: Radio ETSI TS 100 392-2 V3.6.1(2013-05) / Part2: Air Interface May. 2016

More information

Receiver Designs for the Radio Channel

Receiver Designs for the Radio Channel Receiver Designs for the Radio Channel COS 463: Wireless Networks Lecture 15 Kyle Jamieson [Parts adapted from C. Sodini, W. Ozan, J. Tan] Today 1. Delay Spread and Frequency-Selective Fading 2. Time-Domain

More information

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department

More information

Revision of Channel Coding

Revision of Channel Coding Revision of Channel Coding Previous three lectures introduce basic concepts of channel coding and discuss two most widely used channel coding methods, convolutional codes and BCH codes It is vital you

More information

Small-Scale Fading I PROF. MICHAEL TSAI 2011/10/27

Small-Scale Fading I PROF. MICHAEL TSAI 2011/10/27 Small-Scale Fading I PROF. MICHAEL TSAI 011/10/7 Multipath Propagation RX just sums up all Multi Path Component (MPC). Multipath Channel Impulse Response An example of the time-varying discrete-time impulse

More information

Lecture 3 Review of Signals and Systems: Part 2. EE4900/EE6720 Digital Communications

Lecture 3 Review of Signals and Systems: Part 2. EE4900/EE6720 Digital Communications EE4900/EE6720: Digital Communications 1 Lecture 3 Review of Signals and Systems: Part 2 Block Diagrams of Communication System Digital Communication System 2 Informatio n (sound, video, text, data, ) Transducer

More information

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 6: Fading

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 6: Fading ECE 476/ECE 501C/CS 513 - Wireless Communication Systems Winter 2004 Lecture 6: Fading Last lecture: Large scale propagation properties of wireless systems - slowly varying properties that depend primarily

More information

EE3723 : Digital Communications

EE3723 : Digital Communications EE3723 : Digital Communications Week 11, 12: Inter Symbol Interference (ISI) Nyquist Criteria for ISI Pulse Shaping and Raised-Cosine Filter Eye Pattern Equalization (On Board) 01-Jun-15 Muhammad Ali Jinnah

More information

Low Power Digital Receivers for Multi- Gb/s Wireline/Optical Communication

Low Power Digital Receivers for Multi- Gb/s Wireline/Optical Communication Low Power Digital Receivers for Multi- Gb/s Wireline/Optical Communication by A K M Delwar Hossain A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science in Integrated

More information

Validation & Analysis of Complex Serial Bus Link Models

Validation & Analysis of Complex Serial Bus Link Models Validation & Analysis of Complex Serial Bus Link Models Version 1.0 John Pickerd, Tektronix, Inc John.J.Pickerd@Tek.com 503-627-5122 Kan Tan, Tektronix, Inc Kan.Tan@Tektronix.com 503-627-2049 Abstract

More information

Contents. Telecom Service Chae Y. Lee. Data Signal Transmission Transmission Impairments Channel Capacity

Contents. Telecom Service Chae Y. Lee. Data Signal Transmission Transmission Impairments Channel Capacity Data Transmission Contents Data Signal Transmission Transmission Impairments Channel Capacity 2 Data/Signal/Transmission Data: entities that convey meaning or information Signal: electric or electromagnetic

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN620: Network Theory Broadband Circuit Design Fall 2014 ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 16: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project descriptions are posted on the website Preliminary

More information

A Blind Baud-Rate CDR and Zero-Forcing Adaptive DFE for an ADC-Based Receiver. Clifford Ting

A Blind Baud-Rate CDR and Zero-Forcing Adaptive DFE for an ADC-Based Receiver. Clifford Ting A Blind Baud-Rate CDR and Zero-Forcing Adaptive DFE for an ADC-Based Receiver by Clifford Ting A thesis submitted in conformity with the requirements for the degree of Masters of Applied Science Graduate

More information

Advanced Architectures for Self- Interference Cancellation in Full-Duplex Radios: Algorithms and Measurements

Advanced Architectures for Self- Interference Cancellation in Full-Duplex Radios: Algorithms and Measurements Advanced Architectures for Self- Interference Cancellation in Full-Duplex Radios: Algorithms and Measurements Dani Korpi, Mona AghababaeeTafreshi, Mauno Piililä, Lauri Anttila, Mikko Valkama Department

More information

Advanced Optical Communications Prof. R.K Shevgaonkar Department of Electrical Engineering Indian Institute of Technology, Bombay

Advanced Optical Communications Prof. R.K Shevgaonkar Department of Electrical Engineering Indian Institute of Technology, Bombay Advanced Optical Communications Prof. R.K Shevgaonkar Department of Electrical Engineering Indian Institute of Technology, Bombay Lecture No. # 40 Laboratory Experiment 2 Let us now see a demonstration

More information

Experimental results on single wavelength 100Gbps PAM4 modulation. Matt Traverso, Cisco Marco Mazzini, Cisco Atul Gupta, Macom Tom Palkert, Macom

Experimental results on single wavelength 100Gbps PAM4 modulation. Matt Traverso, Cisco Marco Mazzini, Cisco Atul Gupta, Macom Tom Palkert, Macom Experimental results on single wavelength 100Gbps PAM4 modulation Matt Traverso, Cisco Marco Mazzini, Cisco Atul Gupta, Macom Tom Palkert, Macom 1 Past Presentations Selection of presentations at ieee

More information

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling Keysight Technologies Signal Integrity Tips and Techniques Using, VNA and Modeling Article Reprint This article first appeared in the March 216 edition of Microwave Journal. Reprinted with kind permission

More information

A 5Gb/s Speculative DFE for 2x Blind ADC-based Receivers in 65-nm CMOS. Siamak Sarvari

A 5Gb/s Speculative DFE for 2x Blind ADC-based Receivers in 65-nm CMOS. Siamak Sarvari A 5Gb/s Speculative DFE for 2x Blind ADC-based Receivers in 65-nm CMOS by Siamak Sarvari A thesis submitted in conformity with the requirements for the degree of Master of Applied Science Graduate Department

More information

TITLE. Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System

TITLE. Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System TITLE Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System Hong Ahn, (Xilinx) Brian Baek, (Cisco) Ivan Madrigal (Xilinx) Image Hongtao Zhang

More information

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 6: Fading

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 6: Fading ECE 476/ECE 501C/CS 513 - Wireless Communication Systems Winter 2003 Lecture 6: Fading Last lecture: Large scale propagation properties of wireless systems - slowly varying properties that depend primarily

More information

Correlation, Interference. Kalle Ruttik Department of Communications and Networking School of Electrical Engineering Aalto University

Correlation, Interference. Kalle Ruttik Department of Communications and Networking School of Electrical Engineering Aalto University Correlation, Interference Kalle Ruttik Department of Communications and Networking School of Electrical Engineering Aalto University Correlation Correlation Digital communication uses extensively signals

More information

Reuse Within a Cell - Interference Rejection or Multiuser Detection? Signals and Systems Group

Reuse Within a Cell - Interference Rejection or Multiuser Detection? Signals and Systems Group Reuse Within a Cell - Interference Rejection or Multiuser Detection? Claes Tidestav, Mikael Sternad and Anders Ahlen Signals and Systems Group With array receivers in FDMA/TDMA systems, several users could

More information

Project: IEEE P Working Group for Wireless Personal Area Networks N

Project: IEEE P Working Group for Wireless Personal Area Networks N Project: IEEE P802.5 Working Group for Wireless Personal Area Networks N (WPANs( WPANs) Title: [Elements of an IR-UWB PHY for Body Area Networks] Date Submitted: [0 March, 2009] Source: Olivier Rousseaux,

More information

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07 06-496r3 SAS-2 Electrical Specification Proposal Kevin Witt SAS-2 Phy Working Group 1/16/07 Overview Motivation Multiple SAS-2 Test Chips Have Been Built and Tested, SAS-2 Product Designs have Started

More information

Lab 3.0. Pulse Shaping and Rayleigh Channel. Faculty of Information Engineering & Technology. The Communications Department

Lab 3.0. Pulse Shaping and Rayleigh Channel. Faculty of Information Engineering & Technology. The Communications Department Faculty of Information Engineering & Technology The Communications Department Course: Advanced Communication Lab [COMM 1005] Lab 3.0 Pulse Shaping and Rayleigh Channel 1 TABLE OF CONTENTS 2 Summary...

More information

MIMO Systems and Applications

MIMO Systems and Applications MIMO Systems and Applications Mário Marques da Silva marques.silva@ieee.org 1 Outline Introduction System Characterization for MIMO types Space-Time Block Coding (open loop) Selective Transmit Diversity

More information

TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1a. May 3 rd 2016 Jonathan King Finisar

TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1a. May 3 rd 2016 Jonathan King Finisar TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1a May 3 rd 2016 Jonathan King Finisar 1 Proposal for TDECQ for PAM4 signals -1 Scope based, TDEC variant expanded for all

More information

EE5713 : Advanced Digital Communications

EE5713 : Advanced Digital Communications EE573 : Advanced Digital Communications Week 4, 5: Inter Symbol Interference (ISI) Nyquist Criteria for ISI Pulse Shaping and Raised-Cosine Filter Eye Pattern Error Performance Degradation (On Board) Demodulation

More information

Decision Feedback Equalizer A Nobel Approch and a Comparitive Study with Decision Directed Equalizer

Decision Feedback Equalizer A Nobel Approch and a Comparitive Study with Decision Directed Equalizer International Journal of Innovative Research in Electronics and Communications (IJIREC) Volume, Issue 2, May 24, PP 4-46 ISSN 2349-442 (Print) & ISSN 2349-45 (Online) www.arcjournals.org Decision Feedback

More information

OFDMA Networks. By Mohamad Awad

OFDMA Networks. By Mohamad Awad OFDMA Networks By Mohamad Awad Outline Wireless channel impairments i and their effect on wireless communication Channel modeling Sounding technique OFDM as a solution OFDMA as an improved solution MIMO-OFDMA

More information

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix 1 Agenda Synergy between simulation and lab based measurements IBIS-AMI overview Simulation and measurement correlation

More information

Linearity Improvement Techniques for Wireless Transmitters: Part 1

Linearity Improvement Techniques for Wireless Transmitters: Part 1 From May 009 High Frequency Electronics Copyright 009 Summit Technical Media, LLC Linearity Improvement Techniques for Wireless Transmitters: art 1 By Andrei Grebennikov Bell Labs Ireland In modern telecommunication

More information

THE computational complexity of optimum equalization of

THE computational complexity of optimum equalization of 214 IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 53, NO. 2, FEBRUARY 2005 BAD: Bidirectional Arbitrated Decision-Feedback Equalization J. K. Nelson, Student Member, IEEE, A. C. Singer, Member, IEEE, U. Madhow,

More information

EITN85, FREDRIK TUFVESSON, JOHAN KÅREDAL ELECTRICAL AND INFORMATION TECHNOLOGY. Why do we need UWB channel models?

EITN85, FREDRIK TUFVESSON, JOHAN KÅREDAL ELECTRICAL AND INFORMATION TECHNOLOGY. Why do we need UWB channel models? Wireless Communication Channels Lecture 9:UWB Channel Modeling EITN85, FREDRIK TUFVESSON, JOHAN KÅREDAL ELECTRICAL AND INFORMATION TECHNOLOGY Overview What is Ultra-Wideband (UWB)? Why do we need UWB channel

More information

Lecture 9, ANIK. Data converters 1

Lecture 9, ANIK. Data converters 1 Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?

More information

The University of Texas at Austin Dept. of Electrical and Computer Engineering Midterm #1

The University of Texas at Austin Dept. of Electrical and Computer Engineering Midterm #1 The University of Texas at Austin Dept. of Electrical and Computer Engineering Midterm #1 Date: October 18, 2013 Course: EE 445S Evans Name: Last, First The exam is scheduled to last 50 minutes. Open books

More information

!!!!!!! KANDOU S INTERFACES! FOR HIGH SPEED SERIAL LINKS! WHITE PAPER! VERSION 1.9! THURSDAY, MAY 17, 2013!!

!!!!!!! KANDOU S INTERFACES! FOR HIGH SPEED SERIAL LINKS! WHITE PAPER! VERSION 1.9! THURSDAY, MAY 17, 2013!! KANDOU S INTERFACES FOR HIGH SPEED SERIAL LINKS WHITE PAPER VERSION 1.9 THURSDAY, MAY 17, 2013 " Summary has developed an important new approach to serial link design that increases the bit rate for a

More information

For IEEE 802.3ck March, Intel

For IEEE 802.3ck March, Intel 106Gbps C2M Simulation Updates For IEEE 802.3ck March, 2019 Mike Li, Hsinho Wu, Masashi Shimanouchi Intel 1 Contents Objective and Motivations TP1a Device and Link Configuration CTLE Characteristics Package

More information

Tuesday, March 22nd, 9:15 11:00

Tuesday, March 22nd, 9:15 11:00 Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:

More information

All About the Acronyms: RJ, DJ, DDJ, ISI, DCD, PJ, SJ, Ransom Stephens, Ph.D.

All About the Acronyms: RJ, DJ, DDJ, ISI, DCD, PJ, SJ, Ransom Stephens, Ph.D. All About the Acronyms: RJ, DJ, DDJ, ISI, DCD, PJ, SJ, Ransom Stephens, Ph.D. Abstract: Jitter analysis is yet another field of engineering that is pock-marked with acronyms. Each category and type of

More information