LVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0
|
|
- Silvia Eleanor Henderson
- 6 years ago
- Views:
Transcription
1 LVDS Flow Through Evaluation Boards LVDS47/48EVK Revision 1.0 January 2000
2 6.0.0 LVDS Flow Through Evaluation Boards The Flow Through LVDS Evaluation Board The Flow Through LVDS Evaluation Board The Flow Through LVDS Evaluation Board is used to measure LVDS signaling performance over different media. Individual LVDS channels can be evaluated over a PCB trace, RJ45 connector and CAT5 UTP cable, or custom transmission medium. Though LVDS quad drivers and receivers are used on the board, they can represent the standard LVDS I/O characteristics of most of National s LVDS devices. We can also use the DS90LV047A/048A to represent the LVDS I/O characteristics of 3V Channel Link and 3V FPD-Link devices Purpose The purpose of the Low Voltage Differential Signaling (LVDS) Evaluation Printed Circuit Board (PCB) is to demonstrate the line driving capability of LVDS technology across a short PCB interconnect, and also across a variable length of RJ45 cable. Probe points for a separate driver and a separate receiver are also provided for individual line driver or receiver testing. The part number for the Evaluation kit is LVDS47/48EVK. In this application note, the following differential signal nomenclature has been used: Jx-3 represents the true signal and Jx-1 represents the inverting signal. On the PCB, the true signal is represented by a + and the inverting signal is on the adjacent header pin as shown below. double row header GND 4 2 GND GND GND GND 2 4 GND J5 J6 J7, J8 The two adjacent ground pins are there to view the true or inverting signal single-endedly. Input signals are represented with an I while receiver outputs are represented with an O.
3 6.1.2 Five Test Cases Five different test cases are provided on this simple 4 layer FR-4 PCB. Each case is described separately. The five test cases are shown in Figure 1. LVDS Channel # 1A: LVDS Line Driver This test channel provides test points for an isolated driver with a standard 100 Ohm differential termination load. Probe access for the driver outputs is provided at test points on J5-1 and J5-3. The driver input signal (I1) is terminated with a 50 Ohm termination resistor (RT1) on the bottom side of the PCB. LVDS Channel # 1B: LVDS Receiver This test channel provides test points for an isolated receiver. Termination options on the receiver inputs accommodate either two separate 50 Ohm terminations (RT5 and RT6) (each line to ground) or a 100 Ohm resistor connected across the inputs (differential). The first option allows for a standard signal generator interface. Input signals are connected at test points I5 (R IN- ) and I6 (R IN+ ). A PCB option for a series 453 Ohm resistor (RS1) is also provided in case 50 Ohm probes are employed on the receiver output signal. The default setting is with two separate 50 Ohm terminations (RT5 and RT6) and without the series 453 Ohm resistor (RS1) for use of high impedance probes. The receiver output signal may be probed at test point O1. LVDS Channel # 2: PCB Interconnect This test channel connects Driver #2 to Receiver #2 via a pure PCB interconnect. A test point interface of the LVDS signaling is provided at test point J6-1 and J6-3. The driver input signal (I2) is terminated with a 50 Ohm termination resistor (RT2) on the bottom side of the PCB. The receiver output signal may be probed at test point O2. A PCB option for a series 453 Ohm resistor (RS2) is also provided in case 50 Ohm probes are employed on the receiver output signal. The default setting is without the series 453 Ohm resistor for use of high impedance probes. A direct probe connection is possible with a TEK P6247 differential probe high impedance probe (>1GHz bandwidth) on the LVDS signals at test points J6-1 and J6-3. This channel may be used for analyzing the LVDS signal without the bandwidth limiting effects of a cable interconnect. LVDS Channel # 3: Cable Interconnect This test channel connects Driver #3 to Receiver #3 via the cable interconnect. A test point interface is provided at the receiver input side of the cable. The driver input signal (I3) is terminated with a 50 Ohm termination resistor (RT3) on the bottom side of the PCB. LVDS signals are probed via test points on J7. The receiver output signal may be probed at test point O3. A PCB option for a series 453 Ohm resistor (RS3) is also provided in case 50 Ohm probes are employed on the receiver output signal (see options section). The default setting is without the series 453 Ohm resistor for use of high impedance probes. A differential probe connection is possible with a TEK P6247 differential probe (>1GHz bandwidth) on the LVDS signals at test point J7-1 and J7-3. LVDS Channel # 4: Cable Interconnect This test channel connects Driver #4 to Receiver #4 also via the cable interconnect. A test point interface is provided at the receiver input side of the cable. The driver input signal (I4) is terminated with a 50 Ohm termination resistor (RT4) on the bottom side of the PCB. LVDS signals are probed via test points on J8. The receiver output signal may be probed at test point O4. A PCB option for a series 453 Ohm resistor (RS4) is also provided in case 50 Ohm probes are employed on the receiver output signal. The default setting is without the series 453 Ohm resistor for use of high impedance probes. A differential probe connection is possible with a TEK P6247 differential probe (>1 GHz bandwidth) on the LVDS signals at test point J8-1 and J8-3. This channel duplicates channel #3 so that it may be used for a clock function or for cable crosstalk measurements.
4 V CC J3 EN GND I1 50Ω RT1 Driver 100Ω RL2 J5-3 J5-1 Channel #1A I5 I6 50Ω RT5 50Ω RT6 V CC 100Ω RT5/RT6 + Receiver - J4 EN GND RS1 453Ω O1 Channel #1B I2 50Ω RT2 V CC J3 EN Driver GND V CC EN Channel #2 J Ω Receiver RL1 PCB trace J6-1 - J4 GND RS2 453Ω O2 I3/I4 V CC 50Ω RT3/RT4 J3 EN Driver GND Channel #3 and #4 J1 J2 C o n n e c t o r Cable C o n n e c t o r J7-3/J Ω RL3/RL4 J7-1/J8-1 V CC + Receiver - J4 EN GND RS3/RS4 453Ω O3/O4 Figure 1: PCB Block Diagram
5 6.1.3 Interconnecting Cable and Connector The evaluation PCB has been designed to directly accommodate a CAT 5 four twisted pair (8-pin) RJ45 cable. The pinout, connector, and cable electrical/mechanical characteristics are defined in the Ethernet standard and the cable is widely available. The connector is 8 position, with 0.10 centers and the pairs are pinned out up and down. For example pair 1 is on pins 1 and 5, not pins 1 and 2 (see Figure 2). IMPORTANT NOTE: The 2 unused pairs are connected to ground. Other cables may also be used if they are built up cable Figure 2: RJ45 Connector PCB Design Due to the high speed switching rates obtainable by LVDS a minimum of a four layer PCB construction and FR-4 material is recommended. This allows for 2 signal layers and full power and ground planes. The stack is: signal (LVDS), ground, power, signal. Differential traces are highly recommended for the driver outputs and the receiver inputs signal (LVDS signals, refer to PCB layout between U1 and J1). Employing differential traces will ensure a low emission design and maximum common mode rejection of any coupled noise. Differential traces require that the spacing between the differential pair be controlled. This distance should be held as small as possible to ensure that any noise coupled onto the lines will primarily be common mode. Also by keeping the pair close together the maximum canceling of fields is obtained. Differential impedance of the trace pair should be matched to the selected interconnect media (cable s differential characteristic impedance). Equations for calculating differential impedance are contained in National application note AN-905 for both microstrip and stripline differential PCB traces. For the microstrip line, the differential impedance, Z diff, is: Z diff 2Z O (1 0.48e -0.96s/h ) Ohms t W S W h ε r For the new evaluation board h = 24 mils, s = 11mils and Z O = 70 Ohms. Calculating the differential impedance, Z diff, is: Z diff 2Z O (1 0.48e -0.96(11/24) ) Ohms 2 (70) ( ) Ohms Ohms Termination of LVDS lines is required to complete the current loop and for the drivers to properly operate. This termination in its simplest form is a single surface mount resistor (surface mount resistor minimizes parasitic elements) connected across the differential pair as close to the receiver inputs as possible (should be within 0.5 inch (13 mm) of input pins). Its value should be selected to match the interconnects differential characteristics impedance. The closer the match, the higher the signal fidelity and the less common mode reflections will occur (lower emissions too). A typical value is 100 Ohms ±1%.
6 LVDS signals should be kept away from CMOS logic signals to minimize noise coupling from the large swing CMOS signals. This has been accomplished on the PCB by routing CMOS signals on a different signal layer (bottom) than the LVDS signals (top) wherever possible. If they are required on the same layer, a CMOS signal should never be routed within three times (3S) the distance between the differential pair (S). Adjacent differential pairs should be at least 2S away also. W >2S S >3S A B A B Pair 1 Pair 2 TTL/CMOS Figure 3: Pair Spacing for Differential Lines Bypassing capacitors are recommended for each package. A 0.1 µf is sufficient on the quad driver or receiver device (CB1 and CB2) however, additional smaller value capacitors may be added (i.e µf at CB21 and CB22) if desired. Traces connecting V CC and ground should be wide (low impedance, not 50 Ohm dimensions) and employ multiple vias to reduce inductance. Bulk bypassing is provided (CBR1, close by) at the main power connection as well. Additional power supply high frequency bypassing can be added at CB3, CB13, and CB23 if desired Sample Waveforms from the LVDS Evaluation PCB Single-ended signals are measured from each signal (true and inverting signals) with respect to ground. The receiver ideally switches at the crossing point of the two signals. LVDS signals have a V OD specification of 250mV to 450mV with a typical V OS of 1.2V. Our devices have a typical V OD of 300mV, but for the example below, we will use a signal between 1.0 V (V OL ) and 1.4 V (V OH ) for a 400 mv V OD. The differential waveform is constructed by subtracting the Jx- 1 (inverting) signal from the Jx-3 (true) signal. V OD = (Jx-3) (Jx-1). The V OD magnitude is either positive or negative, so the differential swing (V SS ) is twice the V OD magnitude. Drawn single-ended waveforms and the corresponding differential waveforms are shown in Figure 4. Single-Ended Waveforms ±V OD A = 1.4V V OH +100mV 0V Differential (+1.2V) -100mV B = 1.0V V OL Ground Differential Waveform +V OD A B = 0V V SS -V OD Figure 4: Single-ended & Differential Waveforms
7 The PCB interconnect signal (LVDS Channel #2) can be measured at the receiver inputs (test points J6-1 and J6-3). Due to the short interconnect path via the PCB little distortion to the waveform is caused by the interconnect. See Figure 5. Note that the data rate is 100 Mbps and the differential waveform (V DIFF = D OUT2+ - D OUT2- ) shows fast transition times with little distortion. In Figure 5, 6, 7 and 8, the top two waveforms are the single-ended outputs (between the driver and receiver), the middle waveform is the calculated differential output signal from the two single-ended signals and the bottom waveform is the output TTL signal from the receiver. Figure 5: LVDS Channel #2 Waveforms PCB Interconnect The cable interconnect signal is also measured at the receiver inputs (test points J7-1 & J7-3 and J8-1 & J8-3). Due to the characteristics of the cable some waveform distortion has occurred. Depending upon the cable length and quality, the transition time of the signal at the end of the cable will be slower than the signal at the driver s outputs. This effect can be measured by taking rise and fall measurements and increasing the cable length. A ratio of transition time to unit interval (minimum bit width) is a common gauge of signal quality. Depending upon the application ratios of 30% to 50% are common. These measurements tend to be more conservative than jitter measurements. The waveforms acquired with an RJ45 cable of 1 meter, 5 meters and 10 meters in length are shown in Figure 6, 7 and 8. Note the additional transition time slowing due to the cable s filter effects on the 5 meter and 10 meter test case.
8 Figure 6: LVDS Channel #3 Waveforms - 1m Cable Interconnect Figure 7: LVDS Channel #3 Waveforms - 5m Cable Interconnect
9 Figure 8: LVDS Channel #3 Waveforms - 10m Cable Interconnect Probing of High Speed LVDS Signals Probe specifications for measuring LVDS signals are unique due to the low drive level of LVDS (3 ma typical). Either a high impedance probe (100k Ohm or greater) or the TEK P6247 differential probe (>1GHz bandwidth) must be used. The capacitive loading of the probe should be kept in the low pf range, and the bandwidth of the probe should be at least 1 GHz (4 GHz preferred) to accurately acquire the waveform under measurement. National s Interface Applications group employs a wide range of probes and oscilloscopes. One system that meets the requirements of LVDS particularly well is a TEK TDS 684B Digital Real Time scope (>1GHz bandwidth) and TEK P6247 differential probe heads. These probes offer 200kΩ, 1pF loading and a bandwidth of 1GHz. This test equipment was used to acquire the waveforms shown in Figures 5, 6, 7, 8 and 9. The TEK P6247 differential probes may be used to measure the differential LVDS signal or each signal of the differential pair single-ended. This test equipment was used to acquire the waveforms differentially as well as singleendedly with the differential signal calculated by (D OUT+ ) (D OUT- ) shown in Figure 9. You can see that both of the differential signals look identical. The method in which you acquire the single-ended signals is important (such as matching probe types and lengths) if you intend to calculate the differential signal from the two single-ended signals.
10 Figure 9: LVDS Channel #2 Waveforms - differential and calculated differential from single-ended waveform LVDS waveforms may also be measured with high impedance probes such as common SD14 probe heads. These probes offer 100k Ohm, 0.4 pf loading and a bandwidth of 4 GHz. These probes connect to a TEK 11801B scope (50 GHz bandwidth). Probes with standard 50 Ohm loading should not be used on LVDS lines since they will load them too heavily. 50 Ohm probes may be used on the receiver output signal in conjunction with the 453 Ohm series resistor option (see option section below). Note that the scope waveform is an attenuated signal (50 Ohm/(450 Ohm + 50 Ohm) or 1/10) of the output signal and the receiver output is loaded with 500 Ohm to ground Demo PCB Options Option 1: 453 Ohm Resistors A provision for a series 453 Ohm resistor (RS1, RS2, RS3 and RS4) is provided on the receiver output signal. By cutting the trace between the RS pads and installing a 453 Ohm resistor a standard 50 Ohm scope probe may be used (500 Ohm total load). Note that the signal is divided down (1/10) at the scope input. Option 2: Disabling the LVDS Driver The quad driver features a ganged enable. An active high or an active low input are provided. On the evaluation PCB, the active low input (EN*) is routed to ground. The active high input (EN) is routed to a jumper (J3). The jumper provides a connection to the V CC plane ( ON ) or to the Ground plane ( OFF ). To enable the driver, connect the jumper to the power plane, to disable the driver connect the jumper to the ground.
11 Option 3: Disabling the LVDS Receiver The quad receiver features a ganged enable (same as the driver). An active high or an active low are provided. On the evaluation PCB, the active low input (EN*) is routed to ground. The active high input (EN) is routed to a jumper (J4). The jumper provides a connection to the V CC plane ( ON ) or to the Ground plane ( OFF ). To enable the receiver, connect the jumper to the power plane, to disable the receiver connect the jumper to ground. Option 4: Cables Different cables may also be tested (different lengths, materials, constructions). A standard RJ45 8-pin connector/pinout has been used (J1 and J2). Simply plug in the RJ45 1 meter or 5 meter cables included in the kit or build a custom cable. Option 5: SMA or SMB Connectors Both SMA and SMB connectors will fit the footprint on the boards for the driver inputs I1-4, receiver outputs O1-4 and the single receiver inputs I5-6. The board is loaded with SMBs on I4 and O4. Option 6: Receiver Termination (Channel #1B) The separate receiver input signals can be terminated separately (50 Ohm on each line to ground) utilizing pads RT5 (inverting to ground) and RT6 (true input to ground) for a signal generator interface. In addition, a single 100 Ohm differential resistor (across pads RT5 and RT6) can be used if the device is to be driven by a differential driver. Be sure to remove the 50 Ohm termination resistors RT5 and RT6 if you plan to use the 100 Ohm differential resistor Plug & Play The following simple steps should be taken to begin testing on your completed evaluation board: 1) Connect signal common (Ground) to the pierced lug terminal marked GND 2) Connect the power supply lead to the pierced lug terminal marked VCC (3.3V) 3) Set J3 & J4 jumpers to the power plane ( ON ) to enable the drivers and receivers 4) Connect enclosed RJ45 cable between connectors J1 and J2. 5) Connect a signal generator to the driver input (I4) with: a) frequency = 50 MHz (100 Mbps) b) V IL = 0V & V IH = 3.0V c) t r & t f = 2 ns d) duty cycle = 50% (square wave) 5) Connect differential probes to test points J8-1 and J8-3 6) View LVDS signals using the same voltage offset and volts/div settings on the scope with the TEK P6247 differential probes. View the output signal on a separate channel from test point O4. The signals that you will see should resemble Figure Common Mode Noise When the receiver (DS90LV048A) is enabled, a small amount of common mode noise is passed from the output of the receiver to the inputs as shown in Figure 10. This noise shows up on the single-ended waveforms, but does not impact the differential waveform that carries the data. A design improvement was made to the DS90LV048A to reduce the magnitude of the noise coupled back to the inputs, reducing the feedback by 30% compared to prior devices. This noise will not be observed if the receiver device is disabled by setting J4 to OFF as shown in Figure 11.
12 Figure 10: LVDS Cannel #1B Waveforms A Small Amount of Common Mode Noise Coupled from Output to Input Figure 11: LVDS Channel #1B Waveforms Output Disabled
13 Summary This evaluation PCB provides a simple tool to evaluate LVDS signaling across different media and lengths to determine signal quality for high speed data transmission applications Appendix Typical test equipment used for LVDS measurements: Signal Generator TEK HFS 9009 Oscilloscope Probes TEK TDS 684B Digital Real Time scope, TEK 11801B scope TEK P6247 differential probe, TEK SD-14 probe * Bill of Materials Type Label Value/Tolerance Qty Footprint Part Number IC U1 (Quad Driver) 1 16-L TSSOP DS90LV047ATMTC IC U2 (Quad Receiver) 1 16-L TSSOP DS90LV048ATMTC Connector J1, J2 (8-pin RJ45) 2 AMP P/N Resistor RT1-6 50Ω 6 RC0805 Resistor RL Ω 4 RC0805 Resistor RS1, RS2, RS3, RS4 453Ω 0/4 RC0805 not loaded Capacitor CB1, CB2, CB3 0.1µF 3 CC0805 Capacitor CB µF 1 CC0805 Capacitor CB21, CB22, CB µF 3 CC0805 Capacitor CBR1 10µF, 35V 1 D Solid Tantalum Chip Capacitor Headers J3, J4 3 lead header mil spacing (single row header) Headers J5, J6, J7, J8 4 lead header mil spacing (double row header) Jumpers 0.1" jumper post shunts 2 SMB Jack I4, O4 2 SMB Connector Johnson P/N SMB Jack or I1-3, I5-6, O1-3 0/8 SMB Connector Johnson P/N SMA Jack SMA Connector Johnson P/N Plug (banana) V CC, GND Uninsulated Standard 2 Johnson P/N Pierced Lug Terminal Cable RJ45 Cable 2 1 meter and 5 meter Legs 4 Bolts/washers 4 PCB 1 LVDS47/48PCB * Note: On the evaluation board, inputs I1-3, I5-6 and outputs O1-3 are not loaded with connectors. These inputs and outputs can be loaded with either SMBs (P/N ) or SMAs (P/N ).
14 LVDS Flow Through Evaluation Boards LVDS47/48EVK Revision 1.0 January 2000
15 6.0.0 LVDS Flow Through Evaluation Boards The Flow Through LVDS Evaluation Board The Flow Through LVDS Evaluation Board The Flow Through LVDS Evaluation Board is used to measure LVDS signaling performance over different media. Individual LVDS channels can be evaluated over a PCB trace, RJ45 connector and CAT5 UTP cable, or custom transmission medium. Though LVDS quad drivers and receivers are used on the board, they can represent the standard LVDS I/O characteristics of most of National s LVDS devices. We can also use the DS90LV047A/048A to represent the LVDS I/O characteristics of 3V Channel Link and 3V FPD-Link devices Purpose The purpose of the Low Voltage Differential Signaling (LVDS) Evaluation Printed Circuit Board (PCB) is to demonstrate the line driving capability of LVDS technology across a short PCB interconnect, and also across a variable length of RJ45 cable. Probe points for a separate driver and a separate receiver are also provided for individual line driver or receiver testing. The part number for the Evaluation kit is LVDS47/48EVK. In this application note, the following differential signal nomenclature has been used: Jx-3 represents the true signal and Jx-1 represents the inverting signal. On the PCB, the true signal is represented by a + and the inverting signal is on the adjacent header pin as shown below. double row header GND 4 2 GND GND GND GND 2 4 GND J5 J6 J7, J8 The two adjacent ground pins are there to view the true or inverting signal single-endedly. Input signals are represented with an I while receiver outputs are represented with an O.
16 6.1.2 Five Test Cases Five different test cases are provided on this simple 4 layer FR-4 PCB. Each case is described separately. The five test cases are shown in Figure 1. LVDS Channel # 1A: LVDS Line Driver This test channel provides test points for an isolated driver with a standard 100 Ohm differential termination load. Probe access for the driver outputs is provided at test points on J5-1 and J5-3. The driver input signal (I1) is terminated with a 50 Ohm termination resistor (RT1) on the bottom side of the PCB. LVDS Channel # 1B: LVDS Receiver This test channel provides test points for an isolated receiver. Termination options on the receiver inputs accommodate either two separate 50 Ohm terminations (RT5 and RT6) (each line to ground) or a 100 Ohm resistor connected across the inputs (differential). The first option allows for a standard signal generator interface. Input signals are connected at test points I5 (R IN- ) and I6 (R IN+ ). A PCB option for a series 453 Ohm resistor (RS1) is also provided in case 50 Ohm probes are employed on the receiver output signal. The default setting is with two separate 50 Ohm terminations (RT5 and RT6) and without the series 453 Ohm resistor (RS1) for use of high impedance probes. The receiver output signal may be probed at test point O1. LVDS Channel # 2: PCB Interconnect This test channel connects Driver #2 to Receiver #2 via a pure PCB interconnect. A test point interface of the LVDS signaling is provided at test point J6-1 and J6-3. The driver input signal (I2) is terminated with a 50 Ohm termination resistor (RT2) on the bottom side of the PCB. The receiver output signal may be probed at test point O2. A PCB option for a series 453 Ohm resistor (RS2) is also provided in case 50 Ohm probes are employed on the receiver output signal. The default setting is without the series 453 Ohm resistor for use of high impedance probes. A direct probe connection is possible with a TEK P6247 differential probe high impedance probe (>1GHz bandwidth) on the LVDS signals at test points J6-1 and J6-3. This channel may be used for analyzing the LVDS signal without the bandwidth limiting effects of a cable interconnect. LVDS Channel # 3: Cable Interconnect This test channel connects Driver #3 to Receiver #3 via the cable interconnect. A test point interface is provided at the receiver input side of the cable. The driver input signal (I3) is terminated with a 50 Ohm termination resistor (RT3) on the bottom side of the PCB. LVDS signals are probed via test points on J7. The receiver output signal may be probed at test point O3. A PCB option for a series 453 Ohm resistor (RS3) is also provided in case 50 Ohm probes are employed on the receiver output signal (see options section). The default setting is without the series 453 Ohm resistor for use of high impedance probes. A differential probe connection is possible with a TEK P6247 differential probe (>1GHz bandwidth) on the LVDS signals at test point J7-1 and J7-3. LVDS Channel # 4: Cable Interconnect This test channel connects Driver #4 to Receiver #4 also via the cable interconnect. A test point interface is provided at the receiver input side of the cable. The driver input signal (I4) is terminated with a 50 Ohm termination resistor (RT4) on the bottom side of the PCB. LVDS signals are probed via test points on J8. The receiver output signal may be probed at test point O4. A PCB option for a series 453 Ohm resistor (RS4) is also provided in case 50 Ohm probes are employed on the receiver output signal. The default setting is without the series 453 Ohm resistor for use of high impedance probes. A differential probe connection is possible with a TEK P6247 differential probe (>1 GHz bandwidth) on the LVDS signals at test point J8-1 and J8-3. This channel duplicates channel #3 so that it may be used for a clock function or for cable crosstalk measurements.
17 V CC J3 EN GND I1 50Ω RT1 Driver 100Ω RL2 J5-3 J5-1 Channel #1A I5 I6 50Ω RT5 50Ω RT6 V CC 100Ω RT5/RT6 + Receiver - J4 EN GND RS1 453Ω O1 Channel #1B I2 50Ω RT2 V CC J3 EN Driver GND V CC EN Channel #2 J Ω Receiver RL1 PCB trace J6-1 - J4 GND RS2 453Ω O2 I3/I4 V CC 50Ω RT3/RT4 J3 EN Driver GND Channel #3 and #4 J1 J2 C o n n e c t o r Cable C o n n e c t o r J7-3/J Ω RL3/RL4 J7-1/J8-1 V CC + Receiver - J4 EN GND RS3/RS4 453Ω O3/O4 Figure 1: PCB Block Diagram
18 6.1.3 Interconnecting Cable and Connector The evaluation PCB has been designed to directly accommodate a CAT 5 four twisted pair (8-pin) RJ45 cable. The pinout, connector, and cable electrical/mechanical characteristics are defined in the Ethernet standard and the cable is widely available. The connector is 8 position, with 0.10 centers and the pairs are pinned out up and down. For example pair 1 is on pins 1 and 5, not pins 1 and 2 (see Figure 2). IMPORTANT NOTE: The 2 unused pairs are connected to ground. Other cables may also be used if they are built up cable Figure 2: RJ45 Connector PCB Design Due to the high speed switching rates obtainable by LVDS a minimum of a four layer PCB construction and FR-4 material is recommended. This allows for 2 signal layers and full power and ground planes. The stack is: signal (LVDS), ground, power, signal. Differential traces are highly recommended for the driver outputs and the receiver inputs signal (LVDS signals, refer to PCB layout between U1 and J1). Employing differential traces will ensure a low emission design and maximum common mode rejection of any coupled noise. Differential traces require that the spacing between the differential pair be controlled. This distance should be held as small as possible to ensure that any noise coupled onto the lines will primarily be common mode. Also by keeping the pair close together the maximum canceling of fields is obtained. Differential impedance of the trace pair should be matched to the selected interconnect media (cable s differential characteristic impedance). Equations for calculating differential impedance are contained in National application note AN-905 for both microstrip and stripline differential PCB traces. For the microstrip line, the differential impedance, Z diff, is: Z diff 2Z O (1 0.48e -0.96s/h ) Ohms t W S W h ε r For the new evaluation board h = 24 mils, s = 11mils and Z O = 70 Ohms. Calculating the differential impedance, Z diff, is: Z diff 2Z O (1 0.48e -0.96(11/24) ) Ohms 2 (70) ( ) Ohms Ohms Termination of LVDS lines is required to complete the current loop and for the drivers to properly operate. This termination in its simplest form is a single surface mount resistor (surface mount resistor minimizes parasitic elements) connected across the differential pair as close to the receiver inputs as possible (should be within 0.5 inch (13 mm) of input pins). Its value should be selected to match the interconnects differential characteristics impedance. The closer the match, the higher the signal fidelity and the less common mode reflections will occur (lower emissions too). A typical value is 100 Ohms ±1%.
19 LVDS signals should be kept away from CMOS logic signals to minimize noise coupling from the large swing CMOS signals. This has been accomplished on the PCB by routing CMOS signals on a different signal layer (bottom) than the LVDS signals (top) wherever possible. If they are required on the same layer, a CMOS signal should never be routed within three times (3S) the distance between the differential pair (S). Adjacent differential pairs should be at least 2S away also. W >2S S >3S A B A B Pair 1 Pair 2 TTL/CMOS Figure 3: Pair Spacing for Differential Lines Bypassing capacitors are recommended for each package. A 0.1 µf is sufficient on the quad driver or receiver device (CB1 and CB2) however, additional smaller value capacitors may be added (i.e µf at CB21 and CB22) if desired. Traces connecting V CC and ground should be wide (low impedance, not 50 Ohm dimensions) and employ multiple vias to reduce inductance. Bulk bypassing is provided (CBR1, close by) at the main power connection as well. Additional power supply high frequency bypassing can be added at CB3, CB13, and CB23 if desired Sample Waveforms from the LVDS Evaluation PCB Single-ended signals are measured from each signal (true and inverting signals) with respect to ground. The receiver ideally switches at the crossing point of the two signals. LVDS signals have a V OD specification of 250mV to 450mV with a typical V OS of 1.2V. Our devices have a typical V OD of 300mV, but for the example below, we will use a signal between 1.0 V (V OL ) and 1.4 V (V OH ) for a 400 mv V OD. The differential waveform is constructed by subtracting the Jx- 1 (inverting) signal from the Jx-3 (true) signal. V OD = (Jx-3) (Jx-1). The V OD magnitude is either positive or negative, so the differential swing (V SS ) is twice the V OD magnitude. Drawn single-ended waveforms and the corresponding differential waveforms are shown in Figure 4. Single-Ended Waveforms ±V OD A = 1.4V V OH +100mV 0V Differential (+1.2V) -100mV B = 1.0V V OL Ground Differential Waveform +V OD A B = 0V V SS -V OD Figure 4: Single-ended & Differential Waveforms
20 The PCB interconnect signal (LVDS Channel #2) can be measured at the receiver inputs (test points J6-1 and J6-3). Due to the short interconnect path via the PCB little distortion to the waveform is caused by the interconnect. See Figure 5. Note that the data rate is 100 Mbps and the differential waveform (V DIFF = D OUT2+ - D OUT2- ) shows fast transition times with little distortion. In Figure 5, 6, 7 and 8, the top two waveforms are the single-ended outputs (between the driver and receiver), the middle waveform is the calculated differential output signal from the two single-ended signals and the bottom waveform is the output TTL signal from the receiver. Figure 5: LVDS Channel #2 Waveforms PCB Interconnect The cable interconnect signal is also measured at the receiver inputs (test points J7-1 & J7-3 and J8-1 & J8-3). Due to the characteristics of the cable some waveform distortion has occurred. Depending upon the cable length and quality, the transition time of the signal at the end of the cable will be slower than the signal at the driver s outputs. This effect can be measured by taking rise and fall measurements and increasing the cable length. A ratio of transition time to unit interval (minimum bit width) is a common gauge of signal quality. Depending upon the application ratios of 30% to 50% are common. These measurements tend to be more conservative than jitter measurements. The waveforms acquired with an RJ45 cable of 1 meter, 5 meters and 10 meters in length are shown in Figure 6, 7 and 8. Note the additional transition time slowing due to the cable s filter effects on the 5 meter and 10 meter test case.
21 Figure 6: LVDS Channel #3 Waveforms - 1m Cable Interconnect Figure 7: LVDS Channel #3 Waveforms - 5m Cable Interconnect
22 Figure 8: LVDS Channel #3 Waveforms - 10m Cable Interconnect Probing of High Speed LVDS Signals Probe specifications for measuring LVDS signals are unique due to the low drive level of LVDS (3 ma typical). Either a high impedance probe (100k Ohm or greater) or the TEK P6247 differential probe (>1GHz bandwidth) must be used. The capacitive loading of the probe should be kept in the low pf range, and the bandwidth of the probe should be at least 1 GHz (4 GHz preferred) to accurately acquire the waveform under measurement. National s Interface Applications group employs a wide range of probes and oscilloscopes. One system that meets the requirements of LVDS particularly well is a TEK TDS 684B Digital Real Time scope (>1GHz bandwidth) and TEK P6247 differential probe heads. These probes offer 200kΩ, 1pF loading and a bandwidth of 1GHz. This test equipment was used to acquire the waveforms shown in Figures 5, 6, 7, 8 and 9. The TEK P6247 differential probes may be used to measure the differential LVDS signal or each signal of the differential pair single-ended. This test equipment was used to acquire the waveforms differentially as well as singleendedly with the differential signal calculated by (D OUT+ ) (D OUT- ) shown in Figure 9. You can see that both of the differential signals look identical. The method in which you acquire the single-ended signals is important (such as matching probe types and lengths) if you intend to calculate the differential signal from the two single-ended signals.
23 Figure 9: LVDS Channel #2 Waveforms - differential and calculated differential from single-ended waveform LVDS waveforms may also be measured with high impedance probes such as common SD14 probe heads. These probes offer 100k Ohm, 0.4 pf loading and a bandwidth of 4 GHz. These probes connect to a TEK 11801B scope (50 GHz bandwidth). Probes with standard 50 Ohm loading should not be used on LVDS lines since they will load them too heavily. 50 Ohm probes may be used on the receiver output signal in conjunction with the 453 Ohm series resistor option (see option section below). Note that the scope waveform is an attenuated signal (50 Ohm/(450 Ohm + 50 Ohm) or 1/10) of the output signal and the receiver output is loaded with 500 Ohm to ground Demo PCB Options Option 1: 453 Ohm Resistors A provision for a series 453 Ohm resistor (RS1, RS2, RS3 and RS4) is provided on the receiver output signal. By cutting the trace between the RS pads and installing a 453 Ohm resistor a standard 50 Ohm scope probe may be used (500 Ohm total load). Note that the signal is divided down (1/10) at the scope input. Option 2: Disabling the LVDS Driver The quad driver features a ganged enable. An active high or an active low input are provided. On the evaluation PCB, the active low input (EN*) is routed to ground. The active high input (EN) is routed to a jumper (J3). The jumper provides a connection to the V CC plane ( ON ) or to the Ground plane ( OFF ). To enable the driver, connect the jumper to the power plane, to disable the driver connect the jumper to the ground.
24 Option 3: Disabling the LVDS Receiver The quad receiver features a ganged enable (same as the driver). An active high or an active low are provided. On the evaluation PCB, the active low input (EN*) is routed to ground. The active high input (EN) is routed to a jumper (J4). The jumper provides a connection to the V CC plane ( ON ) or to the Ground plane ( OFF ). To enable the receiver, connect the jumper to the power plane, to disable the receiver connect the jumper to ground. Option 4: Cables Different cables may also be tested (different lengths, materials, constructions). A standard RJ45 8-pin connector/pinout has been used (J1 and J2). Simply plug in the RJ45 1 meter or 5 meter cables included in the kit or build a custom cable. Option 5: SMA or SMB Connectors Both SMA and SMB connectors will fit the footprint on the boards for the driver inputs I1-4, receiver outputs O1-4 and the single receiver inputs I5-6. The board is loaded with SMBs on I4 and O4. Option 6: Receiver Termination (Channel #1B) The separate receiver input signals can be terminated separately (50 Ohm on each line to ground) utilizing pads RT5 (inverting to ground) and RT6 (true input to ground) for a signal generator interface. In addition, a single 100 Ohm differential resistor (across pads RT5 and RT6) can be used if the device is to be driven by a differential driver. Be sure to remove the 50 Ohm termination resistors RT5 and RT6 if you plan to use the 100 Ohm differential resistor Plug & Play The following simple steps should be taken to begin testing on your completed evaluation board: 1) Connect signal common (Ground) to the pierced lug terminal marked GND 2) Connect the power supply lead to the pierced lug terminal marked VCC (3.3V) 3) Set J3 & J4 jumpers to the power plane ( ON ) to enable the drivers and receivers 4) Connect enclosed RJ45 cable between connectors J1 and J2. 5) Connect a signal generator to the driver input (I4) with: a) frequency = 50 MHz (100 Mbps) b) V IL = 0V & V IH = 3.0V c) t r & t f = 2 ns d) duty cycle = 50% (square wave) 5) Connect differential probes to test points J8-1 and J8-3 6) View LVDS signals using the same voltage offset and volts/div settings on the scope with the TEK P6247 differential probes. View the output signal on a separate channel from test point O4. The signals that you will see should resemble Figure Common Mode Noise When the receiver (DS90LV048A) is enabled, a small amount of common mode noise is passed from the output of the receiver to the inputs as shown in Figure 10. This noise shows up on the single-ended waveforms, but does not impact the differential waveform that carries the data. A design improvement was made to the DS90LV048A to reduce the magnitude of the noise coupled back to the inputs, reducing the feedback by 30% compared to prior devices. This noise will not be observed if the receiver device is disabled by setting J4 to OFF as shown in Figure 11.
25 Figure 10: LVDS Cannel #1B Waveforms A Small Amount of Common Mode Noise Coupled from Output to Input Figure 11: LVDS Channel #1B Waveforms Output Disabled
26 Summary This evaluation PCB provides a simple tool to evaluate LVDS signaling across different media and lengths to determine signal quality for high speed data transmission applications Appendix Typical test equipment used for LVDS measurements: Signal Generator TEK HFS 9009 Oscilloscope Probes TEK TDS 684B Digital Real Time scope, TEK 11801B scope TEK P6247 differential probe, TEK SD-14 probe * Bill of Materials Type Label Value/Tolerance Qty Footprint Part Number IC U1 (Quad Driver) 1 16-L TSSOP DS90LV047ATMTC IC U2 (Quad Receiver) 1 16-L TSSOP DS90LV048ATMTC Connector J1, J2 (8-pin RJ45) 2 AMP P/N Resistor RT1-6 50Ω 6 RC0805 Resistor RL Ω 4 RC0805 Resistor RS1, RS2, RS3, RS4 453Ω 0/4 RC0805 not loaded Capacitor CB1, CB2, CB3 0.1µF 3 CC0805 Capacitor CB µF 1 CC0805 Capacitor CB21, CB22, CB µF 3 CC0805 Capacitor CBR1 10µF, 35V 1 D Solid Tantalum Chip Capacitor Headers J3, J4 3 lead header mil spacing (single row header) Headers J5, J6, J7, J8 4 lead header mil spacing (double row header) Jumpers 0.1" jumper post shunts 2 SMB Jack I4, O4 2 SMB Connector Johnson P/N SMB Jack or I1-3, I5-6, O1-3 0/8 SMB Connector Johnson P/N SMA Jack SMA Connector Johnson P/N Plug (banana) V CC, GND Uninsulated Standard 2 Johnson P/N Pierced Lug Terminal Cable RJ45 Cable 2 1 meter and 5 meter Legs 4 Bolts/washers 4 PCB 1 LVDS47/48PCB * Note: On the evaluation board, inputs I1-3, I5-6 and outputs O1-3 are not loaded with connectors. These inputs and outputs can be loaded with either SMBs (P/N ) or SMAs (P/N ).
LVDS Owner s Manual. A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products. Moving Info with LVDS
LVDS Owner s Manual A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products Moving Info with LVDS Revision 2.0 January 2000 LVDS Evaluation Boards Chapter 6 6.0.0 LVDS
More informationLVTTL/LVCMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1
19-1991; Rev ; 4/1 EVALUATION KIT AVAILABLE General Description The quad low-voltage differential signaling (LVDS) line driver is ideal for applications requiring high data rates, low power, and low noise.
More informationTOP VIEW MAX9111 MAX9111
19-1815; Rev 1; 3/09 EVALUATION KIT AVAILABLE Low-Jitter, 10-Port LVDS Repeater General Description The low-jitter, 10-port, low-voltage differential signaling (LVDS) repeater is designed for applications
More informationLVTTL/CMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1
19-1927; Rev ; 2/1 Quad LVDS Line Driver with General Description The quad low-voltage differential signaling (LVDS) differential line driver is ideal for applications requiring high data rates, low power,
More informationSingle/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23
19-1803; Rev 3; 3/09 Single/Dual LVDS Line Receivers with General Description The single/dual low-voltage differential signaling (LVDS) receivers are designed for highspeed applications requiring minimum
More informationTOP VIEW. Maxim Integrated Products 1
19-2213; Rev 0; 10/01 Low-Jitter, Low-Noise LVDS General Description The is a low-voltage differential signaling (LVDS) repeater, which accepts a single LVDS input and duplicates the signal at a single
More informationDS90LV032A 3V LVDS Quad CMOS Differential Line Receiver
DS90LV032A 3V LVDS Quad CMOS Differential Line Receiver General Description The DS90LV032A is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and
More information800Mbps LVDS/LVPECL-to-LVDS 2 x 2 Crosspoint Switch
19-2003; Rev 0; 4/01 General Description The 2 x 2 crosspoint switch is designed for applications requiring high speed, low power, and lownoise signal distribution. This device includes two LVDS/LVPECL
More information3 V LVDS Quad CMOS Differential Line Driver ADN4667
FEATURES ±15 kv ESD protection on output pins 400 Mbps (200 MHz) switching rates Flow through pinout simplifies PCB layout 300 ps typical differential skew 400 ps maximum differential skew 1.7 ns maximum
More informationDS90LV048A 3V LVDS Quad CMOS Differential Line Receiver
3V LVDS Quad CMOS Differential Line Receiver General Description The DS90LV048A is a quad CMOS flow-through differential line receiver designed for applications requiring ultra low power dissipation and
More informationDS90LV018A 3V LVDS Single CMOS Differential Line Receiver
3V LVDS Single CMOS Differential Line Receiver General Description The DS90LV018A is a single CMOS differential line receiver designed for applications requiring ultra low power dissipation, low noise
More informationUT54LVDM031LV Low Voltage Bus-LVDS Quad Driver Data Sheet September, 2015
Standard Products UT54LVDM031LV Low Voltage Bus-LVDS Quad Driver Data Sheet September, 2015 The most important thing we build is trust FEATURES >400.0 Mbps (200 MHz) switching rates +340mV nominal differential
More informationSingle, 3 V, CMOS, LVDS Differential Line Receiver ADN4662
Data Sheet FEATURES ±15 kv ESD protection on input pins 400 Mbps (200 MHz) switching rates Flow-through pinout simplifies PCB layout 2.5 ns maximum propagation delay 3.3 V power supply High impedance outputs
More informationSingle/Dual LVDS Line Receivers with In-Path Fail-Safe
9-2578; Rev 2; 6/07 Single/Dual LVDS Line Receivers with General Description The single/dual low-voltage differential signaling (LVDS) receivers are designed for high-speed applications requiring minimum
More informationDS90C032B LVDS Quad CMOS Differential Line Receiver
LVDS Quad CMOS Differential Line Receiver General Description TheDS90C032B is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates.
More informationDual, 3 V, CMOS, LVDS High Speed Differential Driver ADN4663
Dual, 3 V, CMOS, LVDS High Speed Differential Driver ADN4663 FEATURES ±15 kv ESD protection on output pins 600 Mbps (300 MHz) switching rates Flow-through pinout simplifies PCB layout 300 ps typical differential
More informationPI90LV031A PI90LV027A PI90LV017A. 3V LVDS High-Speed Differential Line Drivers. Description. Features PI90LV027A PI90LV031A PI90LV017A
PI90LV03A PI90LV027A PI90LV07A 3V LVDS High-Speed Differential Line Drivers Features Signaling Rates >400Mbps (200 MHz) Single 3.3V Power Supply Design ±30mV Differential Swing Maximum Differential Skew
More information2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features
DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential
More informationUT54LVDS031 Quad Driver Data Sheet September,
Standard Products UT54LVDS031 Quad Driver Data Sheet September, 2012 www.aeroflex.com/lvds FEATURES >155.5 Mbps (77.7 MHz) switching rates +340mV nominal differential signaling 5 V power supply TTL compatible
More informationDual, 3 V, CMOS, LVDS Differential Line Receiver ADN4664
Dual, 3 V, CMOS, LVDS Differential Line Receiver ADN4664 FEATURES ±15 kv ESD protection on output pins 400 Mbps (200 MHz) switching rates Flow-through pinout simplifies PCB layout 100 ps channel-to-channel
More informationDS90LV028A 3V LVDS Dual CMOS Differential Line Receiver
DS90LV028A 3V LVDS Dual CMOS Differential Line Receiver General Description The DS90LV028A is a dual CMOS differential line receiver designed for applications requiring ultra low power dissipation, low
More informationUT54LVDS032 Quad Receiver Advanced Data Sheet
Standard Products UT54LVDS032 Quad Receiver Advanced Data Sheet December 22,1999 FEATURES >155.5 Mbps (77.7 MHz) switching rates +340mV differential signaling 5 V power supply Ultra low power CMOS technology
More informationPCI-EXPRESS CLOCK SOURCE. Features
DATASHEET ICS557-01 Description The ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 100 MHz in a small 8-pin SOIC package.
More informationPI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)
PCIe.0 Clock Generator with HCSL Outputs for Automotive Applications Features ÎÎPCIe.0 compliant à à Phase jitter -.1ps RMS (typ) ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz crystal
More informationPI6C PCI Express Clock. Product Features. Description. Block Diagram. Pin Configuration
Product Features ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz input frequency ÎÎHCSL outputs, 0.7V Current mode differential pair ÎÎJitter 60ps cycle-to-cycle (typ) ÎÎSpread of ±0.5%,
More informationDS90C031 LVDS Quad CMOS Differential Line Driver
DS90C031 LVDS Quad CMOS Differential Line Driver General Description The DS90C031 is a quad CMOS differential line driver designed for applications requiring ultra low power dissipation and high data rates.
More informationEvaluate: MAX2828/MAX2829. MAX2828/MAX2829 Evaluation Kits. General Description. Features. Quick Start. Connections and Setup. Test Equipment Required
MAX2828/MAX2829 Evaluation Kits Evaluate: MAX2828/MAX2829 General Description The MAX2828/MAX2829 evaluation kits (EV kits) simplify the testing of the MAX2828/MAX2829. The EV kits provide 50Ω SMA connectors
More informationMAX9177EUB -40 C to +85 C 10 µmax IN0+ INO- GND. Maxim Integrated Products 1
19-2757; Rev 0; 1/03 670MHz LVDS-to-LVDS and General Description The are 670MHz, low-jitter, lowskew 2:1 multiplexers ideal for protection switching, loopback, and clock distribution. The devices feature
More informationHV739 ±100V 3.0A Ultrasound Pulser Demo Board
HV79 ±00V.0A Ultrasound Pulser Demo Board HV79DB Introduction The HV79 is a monolithic single channel, high-speed, high voltage, ultrasound transmitter pulser. This integrated, high performance circuit
More informationDS90C032 LVDS Quad CMOS Differential Line Receiver
DS90C032 LVDS Quad CMOS Differential Line Receiver General Description TheDS90C032 is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data
More informationLow-Jitter, Precision Clock Generator with Two Outputs
19-2456; Rev 0; 11/07 E V A L U A T I O N K I T A V A I L A B L E Low-Jitter, Precision Clock Generator Ethernet Networking Equipment General Description The is a low-jitter precision clock generator optimized
More informationFIN V LVDS High Speed Differential Driver/Receiver
April 2001 Revised September 2001 FIN1019 3.3V LVDS High Speed Differential Driver/Receiver General Description This driver and receiver pair are designed for high speed interconnects utilizing Low Voltage
More informationQuad LVDS Line Receiver with Flow-Through Pinout and In-Path Fail-Safe
19-2595; Rev 0; 10/02 Quad LVDS Line Receiver with Flow-Through General Description The quad low-voltage differential signaling (LVDS) line receiver is ideal for applications requiring high data rates,
More informationHIGH FREQUENCY, LOW JITTER CLOCK OSCILLATOR
DESCRIPTION FEATURES + The XCO clock series is a cutting edge family of low to high frequency, low jitter output, single or multi - frequency clock oscillators. The XCO clocks are available in 7.0 x 5.0,
More informationDS90LV017A LVDS Single High Speed Differential Driver
DS90LV017A LVDS Single High Speed Differential Driver General Description The DS90LV017A is a single LVDS driver device optimized for high data rate and low power applications. The DS90LV017A is a current
More informationPI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram
Features ÎÎPCIe 3.0 compliant à à PCIe 3.0 Phase jitter - 0.45ps RMS (High Freq. Typ.) ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz crystal or clock input frequency ÎÎHCSL outputs, 0.8V
More information3 V, LVDS, Quad, CMOS Differential Line Driver ADN4665
3 V, LVDS, Quad, CMOS Differential Line Driver ADN4665 FEATURES ±15 kv ESD protection on output pins 400 Mbps (200 MHz) switching rates 100 ps typical differential skew 400 ps maximum differential skew
More informationComponent List L2, L3 2 Q1, Q2 2 J1, J3, J4 3
19-1061; Rev 1; 1/99 MAX3664 Evaluation Kit General Description The MAX3664 evaluation kit (EV kit) simplifies evaluation of the MAX3664 transimpedance preamplifier. The MAX3664 is optimized for hybrid
More informationEVALUATION KIT AVAILABLE +3.3V, Low-Jitter Crystal to LVPECL Clock Generator QA_C. 125MHz QA QA. 125MHz MAX3679A QB0 QB MHz QB1 QB
19-4858; Rev 0; 8/09 EVALUATION KIT AVAILABLE +3.3V, Low-Jitter Crystal to LVPECL General Description The is a low-jitter precision clock generator with the integration of three LVPECL and one LVCMOS outputs
More informationLow-Jitter, Precision Clock Generator with Four Outputs
19-5005; Rev 0; 10/09 EVALUATION KIT AVAILABLE General Description The is a low-jitter, precision clock generator optimized for networking applications. The device integrates a crystal oscillator and a
More informationICS2510C. 3.3V Phase-Lock Loop Clock Driver. Integrated Circuit Systems, Inc. General Description. Pin Configuration.
Integrated Circuit Systems, Inc. ICS250C 3.3V Phase-Lock Loop Clock Driver General Description The ICS250C is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology
More informationMAX1002/MAX1003 Evaluation Kits
9-50; Rev 0; 6/97 MAX00/MAX00 Evaluation Kits General Description The MAX00/MAX00 evaluation kits (EV kits) simplify evaluation of the 60Msps MAX00 and 90Msps MAX00 dual, 6-bit analog-to-digital converters
More informationICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS557-0 Description The ICS557-0 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 00 MHz in a small 8-pin SOIC package.
More informationSGM9154 Single Channel, Video Filter Driver for HD (1080p)
PRODUCT DESCRIPTION The SGM9154 video filter is intended to replace passive LC filters and drivers with an integrated device. The 6th-order channel offers High Definition (HDp) filter. The SGM9154 may
More informationSPLVDS032RH. Quad LVDS Line Receiver with Extended Common Mode FEATURES DESCRIPTION PIN DIAGRAM. Preliminary Datasheet June
FEATURES DESCRIPTION DC to 400 Mbps / 200 MHz low noise, low skew, low power operation - 400 ps (max) channel-to-channel skew - 300 ps (max) pulse skew - 7 ma (max) power supply current LVDS inputs conform
More informationDS90LV012A/DS90LT012A 3V LVDS Single CMOS Differential Line Receiver
DS90LV012A/DS90LT012A 3V LVDS Single CMOS Differential Line Receiver General Description The DS90LV012A and DS90LT012A are single CMOS differential line receivers designed for applications requiring ultra
More informationDemo Circuit DC550A Quick Start Guide.
May 12, 2004 Demo Circuit DC550A. Introduction Demo circuit DC550A demonstrates operation of the LT5514 IC, a DC-850MHz bandwidth open loop transconductance amplifier with high impedance open collector
More informationUT54LVDM055LV Dual Driver and Receiver Data Sheet June, 2016
Standard Products UT54LVDM055LV Dual Driver and Receiver Data Sheet June, 2016 The most important thing we build is trust FEATURES INTRODUCTION Two drivers and two receivers with individual enables >400.0
More informationMK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK2705 Description The MK2705 provides synchronous clock generation for audio sampling clock rates derived from an MPEG stream, or can be used as a standalone clock source with a 27 MHz crystal.
More informationMK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal
DATASHEET LOW PHASE NOISE T1/E1 CLOCK ENERATOR MK1581-01 Description The MK1581-01 provides synchronization and timing control for T1 and E1 based network access or multitrunk telecommunication systems.
More informationFHP3350, FHP3450 Triple and Quad Voltage Feedback Amplifiers
FHP335, FHP345 Triple and Quad Voltage Feedback Amplifiers Features.dB gain flatness to 3MHz.7%/.3 differential gain/phase error 2MHz full power -3dB bandwidth at G = 2,V/μs slew rate ±55mA output current
More informationSignal Technologies 1
Signal Technologies 1 Gunning Transceiver Logic (GTL) - evolution Evolved from BTL, the backplane transceiver logic, which in turn evolved from ECL (emitter-coupled logic) Setup of an open collector bus
More informationICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET Description The is a low cost frequency generator designed to support networking and PCI applications. Using analog/digital Phase Locked-Loop (PLL) techniques, the device uses a standard fundamental
More informationNOT RECOMMENDED FOR NEW DESIGNS. Features. Applications. Markets
NOT RECOMMENDED FOR NEW DESIGNS Low Voltage 1.2V/1.8V/2.5V CML 2x2 Crosspoint Switch 6.4Gbps with Equalization General Description The is a fully-differential, low-voltage 1.2V/1.8V/2.5V CML 2x2 crosspoint
More informationCLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1
19-2575; Rev 0; 10/02 One-to-Four LVCMOS-to-LVPECL General Description The low-skew, low-jitter, clock and data driver distributes one of two single-ended LVCMOS inputs to four differential LVPECL outputs.
More informationMaxim Integrated Products 1
19-3287; Rev 2; 6/07 General Description The MAX3969 evaluation kit (EV kit) is a fully assembled and tested demonstration board for the MAX3969 limiting amplifier. The EV kit allows easy programming of
More informationXCO FAST TURNAROUND CLOCK OSCILLATOR HIGH FREQUENCY, LOW JITTER CLOCK OSCILLATOR FEATURES + DESCRIPTION SELECTOR GUIDE LVCMOS LVDS LVPECL
XCO FAST TURNAROUND DESCRIPTION FEATURES + The XCO clock series is a cutting edge family of low to high frequency, low jitter output, single or multi - frequency clock oscillators. The XCO clocks are available
More informationFeatures. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)
2.5V Low Jitter, Low Skew 1:12 LVDS Fanout Buffer with 2:1 Input MUX and Internal Termination General Description The is a 2.5V low jitter, low skew, 1:12 LVDS fanout buffer optimized for precision telecom
More informationPI5L
Wide Bandwidth Low Voltage LanSwitch Quad 2:1 Mux/Demux Features Replaces mechanical relays High-performance, low-cost solution for switching between different LAN signals Ultra-low quiescent power (0.1
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationAdaptive Cable Equalizer for IEEE 1394b
EQCO400T Features Adaptive Cable Equalizer for IEEE 1394b Functional Description Multi-Rate Adaptive Equalization Supports IEEE 1394b - S400, S200 and S100 data rates Seamless connection with compliant
More informationLM2462 Monolithic Triple 3 ns CRT Driver
LM2462 Monolithic Triple 3 ns CRT Driver General Description The LM2462 is an integrated high voltage CRT driver circuit designed for use in color monitor applications. The IC contains three high input
More informationHigh Speed ±100V 2A Integrated Ultrasound Pulser Demo Board
Introduction High Speed ±0V A Integrated Ultrasound Pulser Demo Board The HV7 is a complete, high-speed, high voltage, ultrasound tramitter pulser. This integrated high performance circuit is in a single
More informationMK VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal
DATASHEET MK2059-01 Description The MK2059-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock generator that produces common telecommunications reference frequencies. The output clock is
More informationSP26LV432 HIGH SPEED +3.3V QUAD RS-422 DIFFERENTIAL LINE RECEIVER
HIGH SPEED +3.3V QUAD RS-422 DIFFERENTIAL LINE RECEIVER JUNE 2011 REV. 1.0.1 GENERAL DESCRIPTION The SP26LV432 is a quad differential line receiver with three-state outputs designed to meet the EIA specifications
More informationLow Skew CMOS PLL Clock Drivers
Low Skew CMOS PLL Clock Drivers The MC88915 Clock Driver utilizes phase-locked loop technology to lock its low skew outputs' frequency and phase onto an input reference clock. It is designed to provide
More informationICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET Description The generates four high-quality, high-frequency clock outputs. It is designed to replace multiple crystals and crystal oscillators in networking applications. Using ICS patented Phase-Locked
More informationTexas Instruments DisplayPort Design Guide
Texas Instruments DisplayPort Design Guide April 2009 1 High Speed Interface Applications Introduction This application note presents design guidelines, helping users of Texas Instruments DisplayPort devices
More informationDS90C402 Dual Low Voltage Differential Signaling (LVDS) Receiver
DS90C402 Dual Low Voltage Differential Signaling (LVDS) Receiver General Description The DS90C402 is a dual receiver device optimized for high data rate and low power applications. This device along with
More informationLM2412 Monolithic Triple 2.8 ns CRT Driver
Monolithic Triple 2.8 ns CRT Driver General Description The is an integrated high voltage CRT driver circuit designed for use in high resolution color monitor applications. The IC contains three high input
More informationFIN1532 5V LVDS 4-Bit High Speed Differential Receiver
FIN1532 5V LVDS 4-Bit High Speed Differential Receiver General Description This quad receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The
More informationICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET
DATASHEET ICS552-01 Description The ICS552-01 produces 8 low-skew copies of the multiple input clock or fundamental, parallel-mode crystal. Unlike other clock drivers, these parts do not require a separate
More informationUT54LVDS032 Quad Receiver Data Sheet September 2015
Standard Products UT54LVDS032 Quad Receiver Data Sheet September 2015 The most important thing we build is trust FEATURES INTRODUCTION >155.5 Mbps (77.7 MHz) switching rates +340mV nominal differential
More informationPT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description
Features Zero ppm multiplication error Input crystal frequency of 5-30 MHz Input clock frequency of - 50 MHz Output clock frequencies up to 200 MHz Peak to Peak Jitter less than 200ps over 200ns interval
More informationLow Power Hex ECL-to-TTL Translator
Low Power Hex ECL-to-TTL Translator General Description The 100325 is a hex translator for converting F100K logic levels to TTL logic levels. Differential inputs allow each circuit to be used as an inverting,
More informationICS CLOCK MULTIPLIER AND JITTER ATTENUATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS2059-02 Description The ICS2059-02 is a VCXO (Voltage Controlled Crystal Oscillator) based clock multiplier and jitter attenuator designed for system clock distribution applications. This
More informationPARAMETER SYMBOL MIN MAX UNITS NOTE
Features RoHS compliant Compatible with 155 Mbps ATM and SONET OC-3 SDH STM-1 Compliant with IEEE802.3ah 100Base-BX Compliant with ITU-T G.985 class S Industry standard 2 5 footprint SC Connector Single
More informationProgrammable RS-232/RS-485 Transceiver
SP334 Programmable RS-3/ Transceiver V Only Operation Software Programmable RS-3 or RS- 48 Selection Three RS-3 Drivers and Five Receivers in RS-3 Mode Two Full-Duplex Transceivers in Mode Full Differential
More informationPART TOP VIEW V EE 1 V CC 1 CONTROL LOGIC
19-1331; Rev 1; 6/98 EVALUATION KIT AVAILABLE Upstream CATV Driver Amplifier General Description The MAX3532 is a programmable power amplifier for use in upstream cable applications. The device outputs
More informationDemo Board LMH7220 High Speed LVDS Comparator
Demo Board LMH7220 High Speed LVDS Comparator General Description This board is designed to demonstrate the LMH7220 high speed comparator with LVDS output. The board consists of two parts; one part acts
More informationApplication Note 5525
Using the Wafer Scale Packaged Detector in 2 to 6 GHz Applications Application Note 5525 Introduction The is a broadband directional coupler with integrated temperature compensated detector designed for
More informationLow Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology
Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems A Design Methodology The Challenges of High Speed Digital Clock Design In high speed applications, the faster the signal moves through
More informationHMC4069LP4E FREQUENCY DIVIDERS AND DETECTORS - SMT. Typical Applications. General Description. Functional Diagram
Typical Applications The HMC4069LPE is ideal for: Point-to-Point Radios Satellite Communication Systems Military Applications Sonet Clock Generation General Description Functional Diagram Features Ultra
More informationLOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501A Description The ICS501A LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationFeatures. Ordering Information
Features RoHS compliant Compatible with 155 Mbps ATM and SONET OC-3 SDH STM-1 Industry standard 1 9 footprint SC connector Single power supply 3.3 V Differential PECL inputs and outputs Class 1 laser product
More informationSingle-Supply, High Speed, Triple Op Amp with Charge Pump ADA4858-3
Single-Supply, High Speed, Triple Op Amp with Charge Pump FEATURES Integrated charge pump Supply range: 3 V to 5.5 V Output range: 3.3 V to.8 V 5 ma maximum output current for external use at 3 V High
More informationCARD 1 CARD 15 CARD 16. Maxim Integrated Products 1
19-2287; Rev 0; 1/02 Quad Bus LVDS Traceiver General Description The is a quad bus LVDS (BLVDS) traceiver for heavily loaded, half-duplex multipoint buses. Small 32-pin QFN and TQFP packages and flow-through
More informationHMC3716LP4E FREQUENCY DIVIDERS AND DETECTORS - SMT. Typical Applications. General Description. Functional Diagram
Typical Applications The HMC3716LPE is ideal for: Point-to-Point Radios Satellite Communication Systems Military Applications Sonet Clock Generation General Description Functional Diagram Features Ultra
More informationFemtoClock Crystal-to-LVDS Clock Generator ICS DATA SHEET. Features. General Description. Pin Assignment. Block Diagram
FemtoClock Crystal-to-LVDS Clock Generator ICS844011 DATA SHEET General Description The ICS844011 is a Fibre Channel Clock Generator. The ICS844011 uses an 18pF parallel resonant crystal. For Fibre Channel
More informationPI6LC48P Output LVPECL Networking Clock Generator
Features ÎÎFour differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 156.25MHz, 125MHz, 62.5MHz
More informationLVDS/Anything-to-LVPECL/LVDS Dual Translator
19-2809; Rev 1; 10/09 LVDS/Anything-to-LVPECL/LVDS Dual Translator General Description The is a fully differential, high-speed, LVDS/anything-to-LVPECL/LVDS dual translator designed for signal rates up
More informationMIC4421/4422. Bipolar/CMOS/DMOS Process. General Description. Features. Applications. Functional Diagram. 9A-Peak Low-Side MOSFET Driver
9A-Peak Low-Side MOSFET Driver Micrel Bipolar/CMOS/DMOS Process General Description MIC4421 and MIC4422 MOSFET drivers are rugged, efficient, and easy to use. The MIC4421 is an inverting driver, while
More informationNot Recommended for New Designs
Not Recommended for New Designs This product was manufactured for Maxim by an outside wafer foundry using a process that is no longer available. It is not recommended for new designs. The data sheet remains
More informationLM V Monolithic Triple Channel 15 MHz CRT DTV Driver
220V Monolithic Triple Channel 15 MHz CRT DTV Driver General Description The is a triple channel high voltage CRT driver circuit designed for use in DTV applications. The IC contains three high input impedance,
More informationICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS660 Description The ICS660 provides clock generation and conversion for clock rates commonly needed in digital video equipment, including rates for MPEG, NTSC, PAL, and HDTV. The ICS660 uses
More informationICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET ICS662-03 Description The ICS662-03 provides synchronous clock generation for audio sampling clock rates derived from an HDTV stream. The device uses the latest PLL technology to provide superior
More information. 2 SEPARATE STANDBY : REDUCED. . HIGH SPEED : 150MHz - 110V/µs UNITY GAIN STABILITY LOW OFFSET VOLTAGE : 3mV . HIGH VIDEO PERFORMANCES :
HIGH SPEED LOW POWER QUAD OPERATIONAL AMPLIFIER (WITH STANDBY POSITION). 2 SEPARATE STANDBY : REDUCED CONSUMPTION AND HIGH IMPEDANCE OUTPUTS LOW SUPPLY CURRENT : 4.5mA/amp. typ.. HIGH SPEED : 150MHz -
More informationSGM ns, Low-Power, 3V/5V, Rail-to-Rail Input Single-Supply Comparator
45ns, Low-Power, 3V/5V, Rail-to-Rail GENERAL DESCRIPTION The is a single high-speed comparator optimized for systems powered from a 3V or 5V supply. The device features high-speed response, low-power consumption,
More informationUT54LVDS032LV/E Low Voltage Quad Receiver Data Sheet October, 2017
Standard Products UT54LVDS032LV/E Low Voltage Quad Receiver Data Sheet October, 2017 The most important thing we build is trust FEATURES >400.0 Mbps (200 MHz) switching rates +340mV differential signaling
More informationPI90LV031A. 3V LVDS High-Speed Differential Line Drivers. Description. Features. Applications PI90LV027A PI90LV031A PI90LV017A
P90LV03A P90LV027A P90LV07A 3V LVDS High-Speed Differential Line Drivers Features Signaling Rates >400Mbps (200 MHz) Single 3.3V Power Supply Design ±350mV Differential Swing Maximum Differential Skew
More information