The Challenges of Differential Bus Design

Size: px
Start display at page:

Download "The Challenges of Differential Bus Design"

Transcription

1 The Challenges of Differential Bus Design February 20, 2002 presented by: Arthur Fraser TechKnowledge Page 1

2 Introduction Background Historically, differential interconnects were often twisted wire pairs the desired differential signal propagated well, & common mode noise propagated poorly. Current designs use stripline, with many ground planes. Common mode signals now propagate very well. Differential signaling has mystic if same thing is done to both traces, the differential signal will always get through. This is a bad assumption Page 2

3 Introduction Silicon to Silicon Signal Channel Die Trace Package Card Typical system may have differential pairs Examples include clock distribution; serial links; data bus. PCB Trace Backplane Die Package Card Connector Page 3

4 Introduction Typical Project Deliverables Silicon to Silicon Model Circuit Board Design Rules Circuit Board Stackup, Size, Thickness Trace Widths and Spacings Driver and Receiver Requirements Rise Time Impedance, differential and common mode Common mode range Package Requirements Page 4

5 Introduction Why Use Differential Signaling? Advantages: Reduced ground return currents Greater tolerance to simultaneous switching noise Lower EMI Disadvantages 2X more wires Greater Design complexity Modes Cross Talk Page 5

6 Agenda Choosing a Simulator Choosing Differential Topology Managing Reflections Modeling Multiple Grounds Measuring Via Capacitance Measuring Differential Impedance Page 6

7 Choosing a Simulator Tightly edge coupled electric fields Differential Mode Common Mode Lo Hi Page 7

8 Choosing a Simulator Loosely Edge Coupled electric field Differential Mode Common Mode Lo Hi Page 8

9 Choosing a Simulator Differential Mode Current density Loosely Coupled End view of traces Top view of traces Tightly Coupled Lo Hi Page 9

10 Choosing a Simulator Transmission Line Models Complex field behavior affects impedance, cross talk and dielectric loss. Current crowding impacts skin effect loss. Requires an accurate transmission line models that predict this behavior. Multilayer Suite (ADS 2001) provides field solver accuracy at near circuit simulator speeds. Page 10

11 Choosing a Simulator How is ADS different than SPICE Able to transform any kind of frequency domain response into the time domain (red traces). SPICE simulators use more idealized models, giving optimistic results (blue traces). ADS Convolution Transient Simulator Page 11

12 Choosing Differential Topology Many differential trace layout options Edge Coupled Edge tightly coupled Side View Ground Plane Trace Broadside Broadside-Offset Edge-Offset Page 12

13 Choosing Differential Topology How to model differential traces in ADS 4 Layer Substrate 2-Trace Tline Model MLSUBSTRATE4 Up to 40 layers ML2CTL_V Er[1]=3.5 Subst1 H[1]=5.7 mil TanD[1]=0.04 T[1]=1.4 mil Cond[1]=5.7e7 Layer 2 Parms Layer 3 Parms Layer 4 Parms LayerType[1]=ground LayerType[2]=signal LayerType[3]=signal LayerType[4]=ground Up to 16 traces Substrate ID "power" "ground" "signal" or "blank" Sets trace to layer # Subst="Subst1" Length=10 in W[1]=7.0 mil S[1]=10 mil W[2]=7.0 mil Layer[1]=2 Layer[2]=3 Page 13

14 Choosing Differential Topology Simulating Differential Impedance VtPuls e vtdr_pos Vlo w=0 V 50 Ohm TLIN Vhig h=1v Z=50.0 Ohm Rise=100 psec vtdr_neg VtPuls e 50 Ohm Vlo w=0 V Vhig h= -1V Rise=100 psec TLIN Page 14 ML2CTL_C vtdt_pos vtdt_neg Subst="Subst1" Le ngth=10 in W=6 mil S=spacing mil Laye r=2 50 Ohm TDR Step Generator Tline under test Node names in red edge-coupled spacing is edge-to edge

15 Choosing Differential Topology Edge coupled TDR Results Parameter Sweep clearly shows performance trade-offs 100 Ohm reference Tline 250 ps long Slope due to series R Width=6 mils Impedance equations: Eqn diff_imped=100*(1+diff_tdr) /(1-diff_tdr) Eqn diff_tdr=vtdr_pos-vtdr_neg-1.0 spacing W=6 mils 6 mils 0.7 mils 6 mils Page 15

16 Choosing Differential Topology Broadside Coupled Impedance Broadside Z increases as offset increases Z sensitivity is minimal when traces overlap. ML2CTL_V Subst="Subst1" Length=10 in W[1]=6.0 mil S[1]=spacing mil W[2]=6.0 mil Layer[1]=2 Layer[2]=3 Page 16 W=6 mils Offset 6 mils 0.7 mils 8 mils 0.7 mils 6 mils

17 Managing Reflections Block Diagram The differential driver voltage in previous slide illustrates how reflected energy can cause serious problems. If driver voltage range is exceeded, its impedance will change in unexpected ways. Because multiple reflections can occur, a good simulator is mandatory. Page 17 Driver Reflected Energy Connector Transmitted Energy Receiver

18 Managing Reflections Reflected signals from Via Capacitance vdriver_pos SRC1 50 VtBitSeq vdriver_neg 50 SRC2 VtBitSeq TLIN 250ps TLIN 250ps C=viacap1 pf C1 C2 ML2CTL_V CLin1 vout_pos vout_neg C=viacap2 pf Driver Package Via Cap and Diff Tline Viacap 1=1 pf; ViaCap2 swept 0.5,0.75,1.0,1.25,1.5 pf. 50 Page 18

19 Managing Reflections Output Signal One via capacitance swept, 0.5,0.75,1.0,1.25,1.5 pf; other via=1.0 pf The unbalanced capacitive load to ground generates common mode signals. Page 19

20 Managing Reflections Driver Signal Note how reflections from via capacitance cause driver voltage to exceed it normal range. Other variables can be swept: loss tan, trace width, rise time, termination R, etc. ADS can import silicon models for increased accuracy. Page 20

21 Referencing the correct ground Block Diagram Two different ground plane references Grounds connected by an inductor How to model this situation correctly? Connector Ground Inductance GND 1 GND 2 Circuit Board 1 Circuit Board 2 Connector Page 21

22 Referencing the correct ground Simulation with two grounds: node 0 & com 50 Driver Z=50 vdriver_pos vdriver_neg Z=50 ML2CTL_V L=0.1 nh L=0.1 nh ML2CTL_V com Skew L=1.0 nh Delay Tline1 Connector Tline2 vout_pos com vout_neg Page 22

23 Referencing the correct ground Simulated Results Data is wrong, but looks good. Compare with plots 3 slides ahead Tline2 implicitly references Node 0 Solution is to use a data set which allows referencing any node. Page 23

24 Referencing the correct ground Schematic to make a data set S-parm ports 1 & 3 Tline S-parm ports 2 & 4 Term1 Num=1 Z=50 Term3 Num=3 Z=50 ML2CTL_V CLin2 Term4 Num=4 Z=50 Term2 Num=2 Z=50 Tline is the transmission line model that needs to reference an alternate ground. Page 24

25 Referencing the correct ground Block Diagram with data set for Tline 2 50 vdriver_pos L=0.1 nh vdriver_neg L=0.1 nh ML2CTL_V 1.0 nh File="gnd_float_ dataset.ds" Ref S4P vout_pos vout_neg com Driver Skew Delay Tline1 Connector Tline2 as a Data set Page 25

26 Referencing the correct ground Block Diagram Data looks much different than plots 3 slides back. Use data sets to reference Tlines to other nodes. Page 26

27 Measuring Via Capacitance Via Capacitance origin Vias can be modeled with L s and C s The via C usually most important in 50 Ohm systems Via C difficult to algorithmically predict due to complex electric fields Best to directly measure Page 27

28 Measuring Via Capacitance Measurement Setup 8720ES Network Analyzer Coax Connector Ground Contact Signal Contact Via Under Test Page 28

29 Measuring Via Capacitance Layout Rules for Probing Typical probe pitch is 450um; can go as large as 1200um. Probes require ground nearby. Optional test trace used for impedance measurements, etc. Many other structures can be measured. Microprobe tip contacting signal & ground. Top View optional test trace Gap~10 mils. Ground Via (~20 mil dia, is connected to all ground planes.) Page 29

30 Measuring Via Capacitance Calibration Network analyzer uses calibration to remove response of cables, probes. Takes about 5 min. Expect < 1% overall error. Expect < 1% probe repeatability error After Calibration, what is measured is only what is beyond the probe tips. Micro Probe Tip Calibration Substrate Short Open Load Thru Page 30

31 Measuring Via Capacitance Modeling Via C Measured data obtained from ADS Instrument Server; stored as data set in ADS Top circuit re-generates measured data; bottom excites RC model. Adjust C to match phase response; R to match loss S-parm ports; Term1 Num=1 Z=50 Ohm Term2 Num=2 Z=50 Ohm Port1 is measured data; Port2 modeled Measured data from data set 1 S1P Ref SNP1 File="via_ measured2.ds" R1 R=1.5 Ohm C1 C=1.25 pf Via Model Page 31

32 Measuring Via Capacitance Measured vs. Modeled Top plot is phase response vs. frequency in GHz. Measured is Red, and modeled is Blue Bottom plot is db(s11), which indicates loss, Via C = 1.25 pf, for this example. Page 32

33 Measuring Differential Impedance Measurement Setup PC running ADS with GPIB link 86100A/ 54754A TDR MicroProbe Connection to Traces Same probes as used for via cap measurements Same probe launch requirements ADS instrument server acquires data through GPIB Page 33

34 Measuring Differential Impedance Measurement Setup Probe are placed using a positioner Typically takes 5 min to position test board for first measurement Typically takes 1 min to move probe to new site Page 34

35 Measuring Differential Impedance Measurement Calibration Agilent TDRs have two calibration modes Normalization Reference plane cal Reference plane cal sets the system impedance, and allows TDR displays in Ohms Normalization adds additional feature of removing the response of the probe and cables, and providing a known edge rise time at the probe tip. Page 35

36 Measuring Differential Impedance Traditional TDR Response, 200 mv step Via Discontinuity Transmission Line Slope due to series R Open circuit end of transmission line Page 36

37 Measuring Differential Impedance Measured vs. Modeled Differential impedance is with both channels connected. Multilayer Suite Models. Note measured matches modeled. Multiply by 2 to get differential impedance, because only 1 channel response plotted. Page 37

38 Conclusions & Recommendations High performance backplanes, packages, cannot be designed without a suitable simulator. ADS tools are outstanding for differential bus design because they: Accurately models virtually any differential trace configuration and layout. Includes dispersive effects due to skin effect and dielectric loss. Accurately models multiple ground references. Network Analyzer (8720ES) is the best instrument for highly accurate characterization measurements. Page 38

39 Conclusions & Recommendations TDR (86100A/54754A) is the best instrument for accurate differential impedance measurements. Designing high speed back planes is a complex and often difficult task requiring 1000 s of simulations. The next few steps in the design process include, modeling cross talk & common mode signals, importing silicon driver models, and optimizing signal trace density. Page 39

40 Resources Router & Switch design/test resources TechKnowledge specializes in high speed back plane and package design. GigaTest Labs specializes in probe stations, positioners. For more information on Multilayer Suite: nterconnect.pdf See Resource Page at end of presentation for more URLs TechKnowledge Page 40

41 Test & Measurement Updates Keep up to date with Agilent's free Test and Measurement Updates. As a subscriber, you will receive customized updates that match your subject and frequency interests. Your updates will include support, products and services, applications, promotions, events and other areas. Subscribe today: Our Privacy Statement at describes our commitment to you regarding your privacy. Please direct any questions about Agilent's privacy program to privacy_advocate@agilent.com. Page 41

Taking the Mystery out of Signal Integrity

Taking the Mystery out of Signal Integrity Slide - 1 Jan 2002 Taking the Mystery out of Signal Integrity Dr. Eric Bogatin, CTO, GigaTest Labs Signal Integrity Engineering and Training 134 S. Wolfe Rd Sunnyvale, CA 94086 408-524-2700 www.gigatest.com

More information

DesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation

DesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation DesignCon 2004 Design of 3.125 Gb/s Interconnect for High-bandwidth FPGAs Sherri Azgomi, Altera Corporation sazgomi@altera.com Lawrence Williams, Ph.D., Ansoft Corporation williams@ansoft.com CF-031505-1.0

More information

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy Signal Integrity Tips and Techniques Using TDR, VNA and Modeling Russ Kramer O.J. Danzy Simulation What is the Signal Integrity Challenge? Tx Rx Channel Asfiakhan Dreamstime.com - 3d People Communication

More information

Minh Quach. Signal Integrity Consideration and Analysis 4/30/2004. Frequency & Time Domain Measurements/Analysis

Minh Quach. Signal Integrity Consideration and Analysis 4/30/2004. Frequency & Time Domain Measurements/Analysis Minh Quach. Signal Integrity Consideration and Analysis 4/30/2004 Frequency & Time Domain Measurements/Analysis Outline Three Measurement Methodologies Direct TDR (Time Domain Reflectometry) VNA (Vector

More information

Calibration and De-Embedding Techniques in the Frequency Domain

Calibration and De-Embedding Techniques in the Frequency Domain Calibration and De-Embedding Techniques in the Frequency Domain Tom Dagostino tom@teraspeed.com Alfred P. Neves al@teraspeed.com Page 1 Teraspeed Labs Teraspeed Consulting Group LLC 2008 Teraspeed Consulting

More information

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs Presenter: Brian Shumaker DVT Solutions, LLC, 650-793-7083 b.shumaker@comcast.net

More information

Optimizing Design of a Probe Card using a Field Solver

Optimizing Design of a Probe Card using a Field Solver Optimizing Design of a Probe Card using a Field Solver Rey Rincon, r-rincon@ti.com Texas Instruments 13020 Floyd Rd MS 3616 Dallas, TX. 75243 972-917-4303 Eric Bogatin, bogatin@ansoft.com Bill Beale, beale@ansoft.com

More information

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling Keysight Technologies Signal Integrity Tips and Techniques Using, VNA and Modeling Article Reprint This article first appeared in the March 216 edition of Microwave Journal. Reprinted with kind permission

More information

Characterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University

Characterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University DesignCon 2008 Characterization Methodology for High Density Microwave Fixtures Dr. Brock J. LaMeres, Montana State University lameres@ece.montana.edu Brent Holcombe, Probing Technology, Inc brent.holcombe@probingtechnology.com

More information

T est POST OFFICE BOX 1927 CUPERTINO, CA TEL E P H ONE (408) FAX (408) ARIES ELECTRONICS

T est POST OFFICE BOX 1927 CUPERTINO, CA TEL E P H ONE (408) FAX (408) ARIES ELECTRONICS G iga T est L abs POST OFFICE BOX 1927 CUPERTINO, CA 95015 TEL E P H ONE (408) 524-2700 FAX (408) 524-2777 ARIES ELECTRONICS BGA SOCKET (0.80MM TEST CENTER PROBE CONTACT) Final Report Electrical Characterization

More information

Demystifying Vias in High-Speed PCB Design

Demystifying Vias in High-Speed PCB Design Demystifying Vias in High-Speed PCB Design Keysight HSD Seminar Mastering SI & PI Design db(s21) E H What is Via? Vertical Interconnect Access (VIA) An electrical connection between layers to pass a signal

More information

Microwave Metrology -ECE 684 Spring Lab Exercise T: TRL Calibration and Probe-Based Measurement

Microwave Metrology -ECE 684 Spring Lab Exercise T: TRL Calibration and Probe-Based Measurement ab Exercise T: TR Calibration and Probe-Based Measurement In this project, you will measure the full phase and magnitude S parameters of several surface mounted components. You will then develop circuit

More information

Wafer-Level Calibration & Verification up to 750 GHz. Choon Beng Sia, Ph.D. Mobile:

Wafer-Level Calibration & Verification up to 750 GHz. Choon Beng Sia, Ph.D.   Mobile: Wafer-Level Calibration & Verification up to 750 GHz Choon Beng Sia, Ph.D. Email: Choonbeng.sia@cmicro.com Mobile: +65 8186 7090 2016 Outline LRRM vs SOLT Calibration Verification Over-temperature RF calibration

More information

Schematic-Level Transmission Line Models for the Pyramid Probe

Schematic-Level Transmission Line Models for the Pyramid Probe Schematic-Level Transmission Line Models for the Pyramid Probe Abstract Cascade Microtech s Pyramid Probe enables customers to perform production-grade, on-die, full-speed test of RF circuits for Known-Good

More information

Relationship Between Signal Integrity and EMC

Relationship Between Signal Integrity and EMC Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?

More information

High Speed Characterization Report

High Speed Characterization Report SSW-1XX-22-X-D-VS Mates with TSM-1XX-1-X-DV-X Description: Surface Mount Terminal Strip,.1 [2.54mm] Pitch, 13.59mm (.535 ) Stack Height Samtec, Inc. 25 All Rights Reserved Table of Contents Connector Overview...

More information

Practical Analysis of Backplane Vias

Practical Analysis of Backplane Vias DesignCon 29 Practical Analysis of Backplane Vias Dr. Eric Bogatin, Signal Integrity Evangelist Bogatin Enterprises, eric@bethesignal.com Lambert Simonovich, Backplane Specialist Nortel, lambert@nortel.com

More information

High Speed Characterization Report

High Speed Characterization Report TMMH-115-05-L-DV-A Mated With CLT-115-02-L-D-A Description: Micro Surface Mount, Board-to Board, 2.0mm (.0787 ) Pitch, 4.77mm (0.188 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents

More information

Challenges and Solutions for Removing Fixture Effects in Multi-port Measurements

Challenges and Solutions for Removing Fixture Effects in Multi-port Measurements DesignCon 2008 Challenges and Solutions for Removing Fixture Effects in Multi-port Measurements Robert Schaefer, Agilent Technologies schaefer-public@agilent.com Abstract As data rates continue to rise

More information

Data Mining 12-Port S- Parameters

Data Mining 12-Port S- Parameters DesignCon 2008 Data Mining 12-Port S- Parameters Dr. Eric Bogatin, Bogatin Enterprises eric@bethesignal.com Mike Resso, Agilent Technologies Mike_Resso@agilent.com Abstract 12-port Differential S-parameters

More information

High Speed Characterization Report

High Speed Characterization Report MEC1-150-02-L-D-RA1 Description: Mini Edge-Card Socket Right Angle Surface Mount, 1.0mm (.03937 ) Pitch Samtec, Inc. 2005 All Rights Reserved Table of Contents Connector Overview... 1 Connector System

More information

EE290C - Spring 2004 Advanced Topics in Circuit Design

EE290C - Spring 2004 Advanced Topics in Circuit Design EE290C - Spring 2004 Advanced Topics in Circuit Design Lecture #3 Measurements with VNA and TDR Ben Chia Tu-Th 4 5:30pm 531 Cory Agenda Relationships between time domain and frequency domain TDR Time Domain

More information

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com

More information

Application Note. Signal Integrity Modeling. SCSI Connector and Cable Modeling from TDR Measurements

Application Note. Signal Integrity Modeling. SCSI Connector and Cable Modeling from TDR Measurements Application Note SCSI Connector and Cable Modeling from TDR Measurements Signal Integrity Modeling SCSI Connector and Cable Modeling from TDR Measurements Dima Smolyansky TDA Systems, Inc. http://www.tdasystems.com

More information

High Speed Characterization Report

High Speed Characterization Report FTSH-115-03-L-DV-A Mated With CLP-115-02-L-D-A Description: Parallel Board-to-Board, 0.050 [1.27mm] Pitch, 5.13mm (0.202 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents Connector

More information

Probe Card Characterization in Time and Frequency Domain

Probe Card Characterization in Time and Frequency Domain Gert Hohenwarter GateWave Northern, Inc. Probe Card Characterization in Time and Frequency Domain Company Logo 2007 San Diego, CA USA Objectives Illuminate differences between Time Domain (TD) and Frequency

More information

Lambert Simonovich 5/28/2012

Lambert Simonovich 5/28/2012 Guard Traces White Paper-Issue 02 Lambert Simonovich 5/28/2012 Abstract: To guard or not to guard? That is the question often asked by digital hardware design engineers. As bit rates continue to climb,

More information

Understanding, measuring, and reducing output noise in DC/DC switching regulators

Understanding, measuring, and reducing output noise in DC/DC switching regulators Understanding, measuring, and reducing output noise in DC/DC switching regulators Practical tips for output noise reduction Katelyn Wiggenhorn, Applications Engineer, Buck Switching Regulators Robert Blattner,

More information

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation June 7-10, 2009 San Diego, CA Optimization of Wafer Level Test Hardware using Signal Integrity Simulation Jason Mroczkowski Ryan Satrom Agenda Industry Drivers Wafer Scale Test Interface Simulation Simulation

More information

The Design & Test of Broadband Launches up to 50 GHz on Thin & Thick Substrates

The Design & Test of Broadband Launches up to 50 GHz on Thin & Thick Substrates The Performance Leader in Microwave Connectors The Design & Test of Broadband Launches up to 50 GHz on Thin & Thick Substrates Thin Substrate: 8 mil Rogers R04003 Substrate Thick Substrate: 30 mil Rogers

More information

Agilent E2695A SMA Probe Head for InfiniiMax 1130 Series Active Oscilloscope Probes. User s Guide

Agilent E2695A SMA Probe Head for InfiniiMax 1130 Series Active Oscilloscope Probes. User s Guide User s Guide Publication Number E2695-92000 June 2003 Copyright Agilent Technologies 2003 All Rights Reserved. Agilent E2695A SMA Probe Head for InfiniiMax 1130 Series Active Oscilloscope Probes Agilent

More information

High Speed Characterization Report

High Speed Characterization Report QTE-020-02-L-D-A Mated With QSE-020-01-L-D-A Description: Parallel Board-to-Board, 0.8mm Pitch, 8mm (0.315 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents Connector Overview... 1

More information

Aries QFP microstrip socket

Aries QFP microstrip socket Aries QFP microstrip socket Measurement and Model Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4

More information

DesignCon Differential PCB Structures using Measured TRL Calibration and Simulated Structure De-Embedding

DesignCon Differential PCB Structures using Measured TRL Calibration and Simulated Structure De-Embedding DesignCon 2007 Differential PCB Structures using Measured TRL Calibration and Simulated Structure De-Embedding Heidi Barnes, Verigy, Inc. heidi.barnes@verigy.com Dr. Antonio Ciccomancini, CST of America,

More information

High Speed Characterization Report

High Speed Characterization Report HLCD-20-XX-TD-BD-2 Mated with: LSHM-120-XX.X-X-DV-A Description: 0.50 mm Razor Beam High Speed Hermaphroditic Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly

More information

High Speed Characterization Report

High Speed Characterization Report ERCD_020_XX_TTR_TED_1_D Mated with: ERF8-020-05.0-S-DV-L Description: 0.8mm Edge Rate High Speed Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview... 1

More information

Aries Kapton CSP socket

Aries Kapton CSP socket Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...

More information

Bill Ham Martin Ogbuokiri. This clause specifies the electrical performance requirements for shielded and unshielded cables.

Bill Ham Martin Ogbuokiri. This clause specifies the electrical performance requirements for shielded and unshielded cables. 098-219r2 Prepared by: Ed Armstrong Zane Daggett Bill Ham Martin Ogbuokiri Date: 07-24-98 Revised: 09-29-98 Revised again: 10-14-98 Revised again: 12-2-98 Revised again: 01-18-99 1. REQUIREMENTS FOR SPI-3

More information

High Speed Characterization Report

High Speed Characterization Report ECDP-16-XX-L1-L2-2-2 Mated with: HSEC8-125-XX-XX-DV-X-XX Description: High-Speed 85Ω Differential Edge Card Cable Assembly, 30 AWG ACCELERATE TM Twinax Cable Samtec, Inc. 2005 All Rights Reserved Table

More information

High Speed Characterization Report

High Speed Characterization Report QTH-030-01-L-D-A Mates with QSH-030-01-L-D-A Description: High Speed Ground Plane Header Board-to-Board, 0.5mm (.0197 ) Pitch, 5mm (.1969 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents

More information

GigaTest Labs CINCH 1 MM PITCH CIN::APSE LGA SOCKET. Final Report. August 31, Electrical Characterization

GigaTest Labs CINCH 1 MM PITCH CIN::APSE LGA SOCKET. Final Report. August 31, Electrical Characterization GigaTest Labs POST OFFICE OX 1927 CUPERTINO, C TELEPHONE (408) 524-2700 FX (408) 524-2777 CINCH 1 MM PITCH CIN::PSE LG SOCKET Final Report ugust 31, 2001 Electrical Characterization Table of Contents Subject

More information

Application Note 5525

Application Note 5525 Using the Wafer Scale Packaged Detector in 2 to 6 GHz Applications Application Note 5525 Introduction The is a broadband directional coupler with integrated temperature compensated detector designed for

More information

surface mount chip capacitor model

surface mount chip capacitor model S (db) CAP-PPI-78N- surface mount chip capacitor model Model Features* Broadband validation: DC 4 GHz Equivalent circuit based Substrate scalable:(.9 H/Er 6.5 mil) Part value scalable: (. to pf) Land Pattern

More information

CHQ SERIES. Surface Mount Chip Capacitors: Ultra High Frequency

CHQ SERIES. Surface Mount Chip Capacitors: Ultra High Frequency 26 High Frequency Measurement and Performance of High Multilayer Ceramic Capacitors Introduction Capacitors used in High Frequency applications are generally used in two particular circuit applications:

More information

High Speed Characterization Report

High Speed Characterization Report LSHM-150-06.0-L-DV-A Mates with LSHM-150-06.0-L-DV-A Description: High Speed Hermaphroditic Strip Vertical Surface Mount, 0.5mm (.0197") Centerline, 12.0mm Board-to-Board Stack Height Samtec, Inc. 2005

More information

EMC problems from Common Mode Noise on High Speed Differential Signals

EMC problems from Common Mode Noise on High Speed Differential Signals EMC problems from Common Mode Noise on High Speed Differential Signals Bruce Archambeault, PhD Alma Jaze, Sam Connor, Jay Diepenbrock IBM barch@us.ibm.com 1 Differential Signals Commonly used for high

More information

High Speed Characterization Report

High Speed Characterization Report ESCA-XX-XX-XX.XX-1-3 Mated with: SEAF8-XX-05.0-X-XX-2-K SEAM8-XX-S02.0-X-XX-2-K Description: 0.80 mm SEARAY High-Speed/High-Density Array Cable Assembly, 34 AWG Samtec, Inc. 2005 All Rights Reserved Table

More information

VHDM & VHDM-L Series. High Speed. Electrical Characterization

VHDM & VHDM-L Series. High Speed. Electrical Characterization VHDM & VHDM-L Series High Speed Electrical Characterization HDM, VHDM & VHDM-HSD are trademarks or registered trademarks of Teradyne, Inc. Date: 2/14/2003 SCOPE 1. The scope of this document is to define

More information

surface mount chip ferrite bead model

surface mount chip ferrite bead model surface mount chip ferrite bead model Model Features Broadband (DC to 6GHz) Equivalent circuit based Substrate scalable (1. H/Er 16.4) Part value selectable: rated 1 to 18 ohms Bias Sensing Capability:

More information

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model HSD Strategic Intent Provide the industry s premier HSD EDA software. Integration of premier

More information

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch Measurement and Model Results prepared by Gert Hohenwarter 12/14/2015 1 Table of Contents TABLE OF CONTENTS...2 OBJECTIVE...

More information

surface mount chip capacitor model

surface mount chip capacitor model surface mount chip capacitor model Model Features* Broadband validation: DC 30 GHz Equivalent circuit based Applicable for horizontal mounted capacitors Substrate scalable: (1 H/Er 16.7 mil) Part value

More information

A Simplified QFN Package Characterization Technique

A Simplified QFN Package Characterization Technique Slide -1 A Simplified QFN Package Characterization Technique Dr. Eric Bogatin and Trevor Mitchell Bogatin Enterprises Dick Otte, President, Promex 8/1/10 Slide -2 Goal of this Project Develop a simple

More information

Logic Analyzer Probing Techniques for High-Speed Digital Systems

Logic Analyzer Probing Techniques for High-Speed Digital Systems DesignCon 2003 High-Performance System Design Conference Logic Analyzer Probing Techniques for High-Speed Digital Systems Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out

More information

Effect of slots in reference planes on signal propagation in single and differential t-lines

Effect of slots in reference planes on signal propagation in single and differential t-lines Simbeor Application Note #2007_09, November 2007 2007 Simberian Inc. Effect of slots in reference planes on signal propagation in single and differential t-lines Simberian, Inc. www.simberian.com Simbeor:

More information

ATE Loadboard Layout for High Density RF Applications. Presented by: Heidi Barnes. In collaboration with: Oscar Solano Martin Dresler Vanessa Bischler

ATE Loadboard Layout for High Density RF Applications. Presented by: Heidi Barnes. In collaboration with: Oscar Solano Martin Dresler Vanessa Bischler ATE Loadboard Layout for High Density RF Applications Presented by: Heidi Barnes In collaboration with: Oscar Solano Martin Dresler Vanessa Bischler Abstract ❿ The current success of smart-phones and the

More information

Introduction to On-Wafer Characterization at Microwave Frequencies

Introduction to On-Wafer Characterization at Microwave Frequencies Introduction to On-Wafer Characterization at Microwave Frequencies Chinh Doan Graduate Student University of California, Berkeley Introduction to On-Wafer Characterization at Microwave Frequencies Dr.

More information

Effective Routing of Multiple Loads

Effective Routing of Multiple Loads feature column BEYOND DESIGN Effective Routing of Multiple Loads by Barry Olney In a previous Beyond Design, Impedance Matching: Terminations, I discussed various termination strategies and concluded that

More information

High Speed Characterization Report. Contact Plating Effects on Signal Integrity Gold on Post / Gold on Tail vs. Gold on Post / Matte Tin on Tail

High Speed Characterization Report. Contact Plating Effects on Signal Integrity Gold on Post / Gold on Tail vs. Gold on Post / Matte Tin on Tail Contact Plating Effects on Signal Integrity Gold on Post / Gold on Tail vs. Gold on Post / Matte Tin on Tail QTE-028-01-L-D-DP-A Mated With QSE-028-01-L-D-DP-A Description: Parallel Board-to-Board, Q Pair,

More information

Microcircuit Electrical Issues

Microcircuit Electrical Issues Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the

More information

High Speed Characterization Report

High Speed Characterization Report PCRF-064-XXXX-EC-SMA-P-1 Mated with: PCIE-XXX-02-X-D-TH Description: PCI Express Cable Assembly, Low Loss Microwave Cable Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview...

More information

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com

More information

Aries Center probe CSP socket Cycling test

Aries Center probe CSP socket Cycling test Aries Center probe CSP socket Cycling test RF Measurement Results prepared by Gert Hohenwarter 10/27/04 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 5 Setup...

More information

Electromagnetic Analysis of AC Coupling Capacitor Mounting Structures

Electromagnetic Analysis of AC Coupling Capacitor Mounting Structures Simbeor Application Note #2008_02, April 2008 2008 Simberian Inc. Electromagnetic Analysis of AC Coupling Capacitor Mounting Structures Simberian, Inc. www.simberian.com Simbeor : Easy-to-Use, Efficient

More information

PCB Routing Guidelines for Signal Integrity and Power Integrity

PCB Routing Guidelines for Signal Integrity and Power Integrity PCB Routing Guidelines for Signal Integrity and Power Integrity Presentation by Chris Heard Orange County chapter meeting November 18, 2015 1 Agenda Insertion Loss 101 PCB Design Guidelines For SI Simulation

More information

Considerations in High-Speed High Performance Die-Package-Board Co-Design. Jenny Jiang Altera Packaging Department October 2014

Considerations in High-Speed High Performance Die-Package-Board Co-Design. Jenny Jiang Altera Packaging Department October 2014 Considerations in High-Speed High Performance Die-Package-Board Co-Design Jenny Jiang Altera Packaging Department October 2014 Why Co-Design? Complex Multi-Layer BGA Package Horizontal and vertical design

More information

Lecture 2: Signals and Transmission Lines

Lecture 2: Signals and Transmission Lines Slide -1 Lecture 2: Signals and Transmission Lines Prof Eric Bogatin Signal Integrity Evangelist Teledyne LeCroy www.bethesignal.com Spring 2014 Jan 2014 Slide -2 Schedule 1. Jan 13: Welcome and intro

More information

IEEE CX4 Quantitative Analysis of Return-Loss

IEEE CX4 Quantitative Analysis of Return-Loss IEEE CX4 Quantitative Analysis of Return-Loss Aaron Buchwald & Howard Baumer Mar 003 Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures

More information

Aries Kapton CSP socket Cycling test

Aries Kapton CSP socket Cycling test Aries Kapton CSP socket Cycling test RF Measurement Results prepared by Gert Hohenwarter 10/21/04 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 5 Setup...

More information

Signal Technologies 1

Signal Technologies 1 Signal Technologies 1 Gunning Transceiver Logic (GTL) - evolution Evolved from BTL, the backplane transceiver logic, which in turn evolved from ECL (emitter-coupled logic) Setup of an open collector bus

More information

Single/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23

Single/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23 19-1803; Rev 3; 3/09 Single/Dual LVDS Line Receivers with General Description The single/dual low-voltage differential signaling (LVDS) receivers are designed for highspeed applications requiring minimum

More information

EMC cases study. Antonio Ciccomancini Scogna, CST of America CST COMPUTER SIMULATION TECHNOLOGY

EMC cases study. Antonio Ciccomancini Scogna, CST of America CST COMPUTER SIMULATION TECHNOLOGY EMC cases study Antonio Ciccomancini Scogna, CST of America antonio.ciccomancini@cst.com Introduction Legal Compliance with EMC Standards without compliance products can not be released to the market Failure

More information

AN-742 APPLICATION NOTE

AN-742 APPLICATION NOTE APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Frequency Domain Response of Switched-Capacitor ADCs by Rob Reeder INTRODUCTION

More information

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug JEDEX 2003 Memory Futures (Track 2) High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out

More information

MMIC/RFIC Packaging Challenges Webcast (July 28, AM PST 12PM EST)

MMIC/RFIC Packaging Challenges Webcast (July 28, AM PST 12PM EST) MMIC/RFIC Packaging Challenges Webcast ( 9AM PST 12PM EST) Board Package Chip HEESOO LEE Agilent EEsof 3DEM Technical Lead 1 Agenda 1. MMIC/RFIC packaging challenges 2. Design techniques and solutions

More information

Overcoming Obstacles to Closing Timing for DDR and Beyond. John Ellis Sr. Staff R&D Engineer Synopsys, Inc.

Overcoming Obstacles to Closing Timing for DDR and Beyond. John Ellis Sr. Staff R&D Engineer Synopsys, Inc. Overcoming Obstacles to Closing Timing for DDR3-1600 and Beyond John Ellis Sr. Staff R&D Engineer Synopsys, Inc. Agenda Timing budgets 1600 2133Mbps? Static vs. Dynamic Uncertainty Sources Benefits of

More information

GrypperG Contact 0.4 Pitch, 0.25 Ball Diameter 0.5 Pitch, 0.25 Ball Diameter RF CHARACTERIZATION SUMMARY TEST OBJECTIVE

GrypperG Contact 0.4 Pitch, 0.25 Ball Diameter 0.5 Pitch, 0.25 Ball Diameter RF CHARACTERIZATION SUMMARY TEST OBJECTIVE RF HARATERIZATION SUMMARY GrypperG4 14468-14 ontact.4 Pitch,.25 Ball Diameter.5 Pitch,.25 Ball Diameter TEST OBJETIVE The objective of this report is to determine the RF transmission characteristics of

More information

Aries CSP microstrip socket Cycling test

Aries CSP microstrip socket Cycling test Aries CSP microstrip socket Cycling test RF Measurement Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 6 Setup...

More information

Characterization and Measurement Based Modeling

Characterization and Measurement Based Modeling High-speed Interconnects Characterization and Measurement Based Modeling Table of Contents Theory of Time Domain Measurements.........3 Electrical Characteristics of Interconnects........3 Ideal Transmission

More information

TABLE OF CONTENTS 1 Fundamentals Transmission Line Parameters... 29

TABLE OF CONTENTS 1 Fundamentals Transmission Line Parameters... 29 TABLE OF CONTENTS 1 Fundamentals... 1 1.1 Impedance of Linear, Time-Invariant, Lumped-Element Circuits... 1 1.2 Power Ratios... 2 1.3 Rules of Scaling... 5 1.3.1 Scaling of Physical Size... 6 1.3.1.1 Scaling

More information

High Speed Competitive Comparison Report. Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set)

High Speed Competitive Comparison Report. Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set) High Speed Competitive Comparison Report Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set) REVISION DATE: January 6, 2005 TABLE OF CONTENTS Introduction...

More information

Validation & Analysis of Complex Serial Bus Link Models

Validation & Analysis of Complex Serial Bus Link Models Validation & Analysis of Complex Serial Bus Link Models Version 1.0 John Pickerd, Tektronix, Inc John.J.Pickerd@Tek.com 503-627-5122 Kan Tan, Tektronix, Inc Kan.Tan@Tektronix.com 503-627-2049 Abstract

More information

Differential Signaling is the Opiate of the Masses

Differential Signaling is the Opiate of the Masses Differential Signaling is the Opiate of the Masses Sam Connor Distinguished Lecturer for the IEEE EMC Society 2012-13 IBM Systems & Technology Group, Research Triangle Park, NC My Background BSEE, University

More information

Eye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent?

Eye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent? EE29C Spring 2 Lecture 2: High-Speed Link Overview and Environment Eye Diagrams V V t b This is a This is a V e Eye Opening - space between and Elad Alon Dept. of EECS t e With voltage noise With timing

More information

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS EE290C Spring 2011 Lecture 2: High-Speed Link Overview and Environment Elad Alon Dept. of EECS Most Basic Link Keep in mind that your goal is to receive the same bits that were sent EE290C Lecture 2 2

More information

Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths

Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths Controlled impedance printed circuit boards (PCBs) often include a measurement coupon, which typically

More information

Guide to CMP-28/32 Simbeor Kit

Guide to CMP-28/32 Simbeor Kit Guide to CMP-28/32 Simbeor Kit CMP-28 Rev. 4, Sept. 2014 Simbeor 2013.03, Aug. 10, 2014 Simbeor : Easy-to-Use, Efficient and Cost-Effective Electromagnetic Software Introduction Design of PCB and packaging

More information

800Mbps LVDS/LVPECL-to-LVDS 2 x 2 Crosspoint Switch

800Mbps LVDS/LVPECL-to-LVDS 2 x 2 Crosspoint Switch 19-2003; Rev 0; 4/01 General Description The 2 x 2 crosspoint switch is designed for applications requiring high speed, low power, and lownoise signal distribution. This device includes two LVDS/LVPECL

More information

How Long is Too Long? A Via Stub Electrical Performance Study

How Long is Too Long? A Via Stub Electrical Performance Study How Long is Too Long? A Via Stub Electrical Performance Study Michael Rowlands, Endicott Interconnect Michael.rowlands@eitny.com, 607.755.5143 Jianzhuang Huang, Endicott Interconnect 1 Abstract As signal

More information

Electronic Package Failure Analysis Using TDR

Electronic Package Failure Analysis Using TDR Application Note Electronic Package Failure Analysis Using TDR Introduction Time Domain Reflectometry (TDR) measurement methodology is increasing in importance as a nondestructive method for fault location

More information

Probing Techniques for Signal Performance Measurements in High Data Rate Testing

Probing Techniques for Signal Performance Measurements in High Data Rate Testing Probing Techniques for Signal Performance Measurements in High Data Rate Testing K. Helmreich, A. Lechner Advantest Test Engineering Solutions GmbH Contents: 1 Introduction: High Data Rate Testing 2 Signal

More information

CHAPTER 2 EQUIVALENT CIRCUIT MODELING OF CONDUCTED EMI BASED ON NOISE SOURCES AND IMPEDANCES

CHAPTER 2 EQUIVALENT CIRCUIT MODELING OF CONDUCTED EMI BASED ON NOISE SOURCES AND IMPEDANCES 29 CHAPTER 2 EQUIVALENT CIRCUIT MODELING OF CONDUCTED EMI BASED ON NOISE SOURCES AND IMPEDANCES A simple equivalent circuit modeling approach to describe Conducted EMI coupling system for the SPC is described

More information

TOP VIEW MAX9111 MAX9111

TOP VIEW MAX9111 MAX9111 19-1815; Rev 1; 3/09 EVALUATION KIT AVAILABLE Low-Jitter, 10-Port LVDS Repeater General Description The low-jitter, 10-port, low-voltage differential signaling (LVDS) repeater is designed for applications

More information

The data rates of today s highspeed

The data rates of today s highspeed HIGH PERFORMANCE Measure specific parameters of an IEEE 1394 interface with Time Domain Reflectometry. Michael J. Resso, Hewlett-Packard and Michael Lee, Zayante Evaluating Signal Integrity of IEEE 1394

More information

Ultra-Wide-Band (UWB) Band-Pass-Filter Using Integrated Passive Device (IPD) Technology for Wireless Applications. STATS ChipPAC D&C YongTaek Lee

Ultra-Wide-Band (UWB) Band-Pass-Filter Using Integrated Passive Device (IPD) Technology for Wireless Applications. STATS ChipPAC D&C YongTaek Lee Ultra-Wide-Band (UWB) Band-Pass-Filter Using Integrated Passive Device (IPD) Technology for Wireless Applications June 17, 2009 STATS ChipPAC D&C YongTaek Lee Rev01 Agenda Introduction Design and characterization

More information

Microprobing with the Agilent 86100A Infiniium DCA

Microprobing with the Agilent 86100A Infiniium DCA Microprobing with the Agilent 86100A Infiniium DCA Application Note 1304-3 A guide to making accurate measurements with the Agilent 86100A Infiniium DCA and Time Domain Reflectometer using Cascade Microtech

More information

Integrated Passive Device (IPD) Technology for Wireless Applications

Integrated Passive Device (IPD) Technology for Wireless Applications Ultra-Wide-Band (UWB) Band-Pass-Filter Using Integrated Passive Device (IPD) Technology for Wireless Applications June 17, 2009 STATS ChipPAC D&C YongTaek Lee Rev01 Agenda Introduction Design and characterization

More information

High Speed Characterization Report

High Speed Characterization Report TCDL2-10-T-05.00-DP and TCDL2-10-T-10.00-DP Mated with: TMMH-110-04-X-DV and CLT-110-02-X-D Description: 2-mm Pitch Micro Flex Data Link Samtec, Inc. 2005 All Rights Reserved Table of Contents Introduction...1

More information

Controlled Impedance Line Designer

Controlled Impedance Line Designer Heidi Barnes WW HSD Application Engineer Controlled Impedance Line Designer Stephen Slater HSD Product Manager EDA Simulation Tools for Power Integrity Agenda 1. Designing a channel for a desired impedance

More information

WinCal XE. Leonard Hayden Cascade Microtech, Inc.

WinCal XE. Leonard Hayden Cascade Microtech, Inc. WinCal XE - The Microwave Tool Leonard Hayden Cascade Microtech, Inc. Presentation Outline WinCal XE TM Software application for vector network analyzer probing and measurement Overview of WinCal XE features

More information