EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

Size: px
Start display at page:

Download "EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS"

Transcription

1 EE290C Spring 2011 Lecture 2: High-Speed Link Overview and Environment Elad Alon Dept. of EECS Most Basic Link Keep in mind that your goal is to receive the same bits that were sent EE290C Lecture 2 2

2 Why Wouldn t You Get What You Sent? EE290C Lecture 2 3 Eye Diagrams V 1 V 0 t b This is a 1 This is a 0 V e Eye Opening - space between 1 and 0 t e With voltage noise With Both! With timing noise EE290C Lecture 2 4

3 BER clk BER = Bit Error Rate Average # of wrong received bits / total transmitted bits Simplified example: (voltage only) V 1 in, ampl Voff BER = 2 erfc 2σ noise BER = : (V in,ampl V off ) = 7σ n BER = : (V in,ampl V off ) = 9.25σ n EE290C Lecture 2 5 What About That Wire Package Line card trace On-chip parasitic (termination resistance and device loading capacitance) Package via Back plane trace Back plane connector Line card via Backplane via [Kollipara, DesignCon03] EE290C Lecture 2 6

4 Wire Models ICs: usually use lumped models for wires Capacitance almost always matters Sometimes resistance Less often inductance Works because dimensions << λ Let s look at some example λ and size numbers for links EE290C Lecture 2 7 Links and Lengths Chip to chip on a PCB Short and relatively well controlled Packaging usually limits speed Distance: 3-6 Data-rate: 1-12Gb/s Wavelength in free space = Wavelength on PCB (FR4) = EE290C Lecture 2 8

5 Links and Lengths Cables connecting chips on two different PCBs Cables are lossy, but relatively clean if coax Connector transitions usually the bad part Distance: ~0.5m up to ~10 s of m (Ethernet) Data-rate: 1-10Gb/s Wavelength in free space = Wavelength on PCB (FR4) = EE290C Lecture 2 9 Links and Lengths High-speed board-to-board connectors Daughtercard (mezzanine-type) Backplane connectors Distance: 8 up to ~40 Data-rate: 5-20Gb/s Wavelength in free space = Wavelength on PCB (FR4) = EE290C Lecture 2 10

6 Transmission Lines Quick Review Delay Characteristic Impedance Reflections Loss EE290C Lecture 2 11 Reflections Z2 Z Z1+ Z2 Z1 2Z Z1+ Z2 Z2 (1) Energy conserved (2) Voltages equal Sources of Reflections : Z - Discontinuities PCB Z mismatch Connector Z mismatch Vias (through) Z mismatch Device parasitics - effective Z mismatch DC via Conn via BP EE290C Lecture 2 12

7 Skin Effect At high f, current crowds along the surface of the conductor Skin depth proportional to f -½ Model as if skin is δ thick Starts when skin depth equals conductor radius (f s ) Figure 2001 Bill Dally EE290C Lecture 2 13 Skin Effect cont d Skin depth =6.6 um =2.95 um =2.08 um W=210um t=28um EE290C Lecture 2 14

8 Dielectric Loss High frequency signals jiggle molecules in the insulator Insulator absorbs energy Effect is approximately linear with frequency Modeled as conductance term in transmission line equations Dielectric loss often specified in terms of loss tangent Transfer function = e α D Length Table 2001 Bill Dally EE290C Lecture 2 15 Dielectric Loss cont d Attenuation mil wide and 1 m long 50 Ohm strip line FR4 Roger E+06 1.E+07 1.E+08 1.E+09 1.E+10 Frequency, Hz Kollipara DesignCon03 FR4 cheapest most widely used Rogers is most expensive high-end systems May not matter that much due to surface roughness EE290C Lecture 2 16

9 Skin + Dielectric Losses Attenuation FR4 dielectric, 8 mil wide and 1m long 50 Ohm strip line E E E E E+10 Frequency, Hz Kollipara DesignCon03 Total loss Conductor loss Dielectric loss Skin Loss f Dielectric loss f : bigger issue at high f EE290C Lecture 2 17 Everything Together: S21 S21: ratio of received vs. transmitted signals Breakdown of a 26" FR4 channel with 270 mil stubs Transfer function 1.0 PCB traces 0.9 PCB traces & connectors 0.8 PCB traces, connectors & vias 0.7 Entire channel E E E E E E E E E+09 Frequency, Hz EE290C Lecture 2 18

10 Real Backplane EE290C Lecture 2 19 Practical PCB Differential Lines µ -Strip Strip-line W W S S + - ε r H H H Differential signaling has nice properties Many sources of noise can be made common-mode Differential impedance raised as f(mutuals) between wires Strong mutual L, C can improve immunity EE290C Lecture 2 20

11 Coupling Crosstalk Near-end xtalk: NET (reverse wave) Far-end xtalk: FET (forward wave) NET in particular can be very destructive Full swing T vs. attenuated R signal Good news: can control through design NET typically 3-6%, FET typically 1-3% EE290C Lecture 2 21 NET: What Not To Do Tx Rx Tx Voltage, V Tx Rx T Time, ps EE290C Lecture 2 22

12 NET: Better Design Tx Rx Voltage, V Tx Rx T EE290C Time, Lecture ps 2 23 Connectors Particularly Tough NET FET 55 ps (20-80%) 55 ps (20-80%) 80ps (10-90%) 80ps (10-90%) AB 4.4% 3.7% DF 3.3% 2.6% GH 3.3% 2.6% JK 4.3% 3.5% Tight footprint constraints Hard to match pairs and even individual lines May compensate skew on line card Also big source of impedance discontinuities EE290C Lecture 2 24

13 Skew Within Link Need very tight control to maintain constant % of bit time 1% skew on 30 line 50ps skew Half of a bit time at 10Gb/s Good news: connectors relatively short (~200ps) EE290C Lecture 2 25 Reflections Revisited T DATA R DATA A T Connector-BP transitions A R B C T C R D 10 gh-gh conn. (baseline) : Normalized Raw and eq pulse response: PR length after main A T, T,R R C T, T,R R D 4 2 A2 T, T,R R B T -8 EE290C Lecture 2 26

14 Reflections Due To Via Stub Attenuation [db] " FR4, via stub 9" FR4 26" FR " FR4, via stub frequency [GHz] Stub : extra piece of T-line hanging off main path Usually leads to resonance (notch) Especially on thick backplanes, vias are a big culprit EE290C Lecture 2 27 Minimizing Via Stubs Thinner PCB? Better vias? counterbored blind via All expensive: 1.1-2x EE290C Lecture 2 28

15 Summary Packaging, chip connection, etc. can all have an effect Entire conferences dedicated to signal integrity (SI) EE290C Lecture 2 29 Implications FR-4 BP, Length: 20", T/S: 30/270 mil Roger BP, Length: 1.5", T/S: 30/270 mil Transfer function meas sim Transfer function (s21) meas sim frequency, GHz Frequency, GHz Need to know range of channels you will face Drives design of the link circuitry Start diving in to that next lecture Don t be a pure circuit weenie Simple fixes to channel may go a long way EE290C Lecture 2 30

Eye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent?

Eye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent? EE29C Spring 2 Lecture 2: High-Speed Link Overview and Environment Eye Diagrams V V t b This is a This is a V e Eye Opening - space between and Elad Alon Dept. of EECS t e With voltage noise With timing

More information

EE273 Lecture 3 More about Wires Lossy Wires, Multi-Drop Buses, and Balanced Lines. Today s Assignment

EE273 Lecture 3 More about Wires Lossy Wires, Multi-Drop Buses, and Balanced Lines. Today s Assignment EE73 Lecture 3 More about Wires Lossy Wires, Multi-Drop Buses, and Balanced Lines September 30, 998 William J. Dally Computer Systems Laboratory Stanford University billd@csl.stanford.edu Today s Assignment

More information

High-Speed Links. Agenda : High Speed Links

High-Speed Links. Agenda : High Speed Links High-Speed Links Vladimir Stojanovic (with slides from M. Horowitz, J. Zerbe, K.Yang and W. Ellersick) EE371 Lecture 16 Agenda : High Speed Links High-Speed Links, What,Where? Signaling Faster - Evolution»

More information

25Gb/s Ethernet Channel Design in Context:

25Gb/s Ethernet Channel Design in Context: 25Gb/s Ethernet Channel Design in Context: Channel Operating Margin (COM) Brandon Gore April 22 nd 2016 Backplane and Copper Cable Ethernet Interconnect Channel Compliance before IEEE 802.3bj What is COM?

More information

Demystifying Vias in High-Speed PCB Design

Demystifying Vias in High-Speed PCB Design Demystifying Vias in High-Speed PCB Design Keysight HSD Seminar Mastering SI & PI Design db(s21) E H What is Via? Vertical Interconnect Access (VIA) An electrical connection between layers to pass a signal

More information

EE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9" FR4 26" FR4. 9" FR4, via stub.

EE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9 FR4 26 FR4. 9 FR4, via stub. EE29C Spring 211 Lecture 5: Equalization Techniques Elad Alon Dept. of EECS Link Channels Attenuation [db] -1-2 -3-4 -5 9" FR4, via stub 9" FR4 26" FR4-6 26" FR4, via stub 2 4 6 8 1 frequency [GHz] EE29C

More information

A VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz

A VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz A VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz An Experimentalist's Intuitive Approach Lothar O. (Bud) Hoeft, PhD Consultant, Electromagnetic Effects 5012 San Pedro Ct., NE Albuquerque, NM 87109-2515 (505)

More information

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy Signal Integrity Tips and Techniques Using TDR, VNA and Modeling Russ Kramer O.J. Danzy Simulation What is the Signal Integrity Challenge? Tx Rx Channel Asfiakhan Dreamstime.com - 3d People Communication

More information

IEEE CX4 Quantitative Analysis of Return-Loss

IEEE CX4 Quantitative Analysis of Return-Loss IEEE CX4 Quantitative Analysis of Return-Loss Aaron Buchwald & Howard Baumer Mar 003 Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures

More information

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model HSD Strategic Intent Provide the industry s premier HSD EDA software. Integration of premier

More information

H19- Reliable Serial Backplane Data Transmission at 10 Gb/s. January 30, 2002 Slide 1 of 24

H19- Reliable Serial Backplane Data Transmission at 10 Gb/s. January 30, 2002 Slide 1 of 24 H19- Reliable Serial Backplane Data Transmission at 10 Gb/s Slide 1 of 24 Evolution of the Interconnect F r e q u e n c y A c t i v e Channel Architecture Connectors Transmission Media Loss Properties

More information

PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products

PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products Introduction The differential trace impedance of HDMI is specified at 100Ω±15% in Test ID 8-8 in HDMI Compliance Test Specification Rev.1.2a and

More information

Considerations in High-Speed High Performance Die-Package-Board Co-Design. Jenny Jiang Altera Packaging Department October 2014

Considerations in High-Speed High Performance Die-Package-Board Co-Design. Jenny Jiang Altera Packaging Department October 2014 Considerations in High-Speed High Performance Die-Package-Board Co-Design Jenny Jiang Altera Packaging Department October 2014 Why Co-Design? Complex Multi-Layer BGA Package Horizontal and vertical design

More information

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com

More information

EE273 Lecture 16 Wrap Up and Project Discussion March 12, 2001

EE273 Lecture 16 Wrap Up and Project Discussion March 12, 2001 EE273 Lecture 16 Wrap Up and Project Discussion March 12, 2001 William J. Dally Computer Systems Laboratory Stanford University billd@csl.stanford.edu 1 Logistics Final Exam Friday 3/23, 8:30AM to 10:30AM

More information

Chapter 12: Transmission Lines. EET-223: RF Communication Circuits Walter Lara

Chapter 12: Transmission Lines. EET-223: RF Communication Circuits Walter Lara Chapter 12: Transmission Lines EET-223: RF Communication Circuits Walter Lara Introduction A transmission line can be defined as the conductive connections between system elements that carry signal power.

More information

Practical Measurements of Dielectric Constant and Loss for PCB Materials at High Frequency

Practical Measurements of Dielectric Constant and Loss for PCB Materials at High Frequency 8 th Annual Symposium on Signal Integrity PENN STATE, Harrisburg Center for Signal Integrity Practical Measurements of Dielectric Constant and Loss for PCB Materials at High Frequency Practical Measurements

More information

Relationship Between Signal Integrity and EMC

Relationship Between Signal Integrity and EMC Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?

More information

100 Gb/s: The High Speed Connectivity Race is On

100 Gb/s: The High Speed Connectivity Race is On 100 Gb/s: The High Speed Connectivity Race is On Cathy Liu SerDes Architect, LSI Corporation Harold Gomard SerDes Product Manager, LSI Corporation October 6, 2010 Agenda 100 Gb/s Ethernet evolution SoC

More information

Matched Terminated Stub for VIA Higher Technology Bandwidth Transmission. in Line Cards and Back Planes. Printed Circuit Board Operations

Matched Terminated Stub for VIA Higher Technology Bandwidth Transmission. in Line Cards and Back Planes. Printed Circuit Board Operations Matched Terminated Stub VIA Technology Matched Terminated Stub for VIA Higher Technology Bandwidth Transmission for Higher Bandwidth Transmission in Line Cards and Back Planes. in Line Cards and Back Planes.

More information

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation June 7-10, 2009 San Diego, CA Optimization of Wafer Level Test Hardware using Signal Integrity Simulation Jason Mroczkowski Ryan Satrom Agenda Industry Drivers Wafer Scale Test Interface Simulation Simulation

More information

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs Presenter: Brian Shumaker DVT Solutions, LLC, 650-793-7083 b.shumaker@comcast.net

More information

Lecture 4. Maximum Transfer of Power. The Purpose of Matching. Lecture 4 RF Amplifier Design. Johan Wernehag Electrical and Information Technology

Lecture 4. Maximum Transfer of Power. The Purpose of Matching. Lecture 4 RF Amplifier Design. Johan Wernehag Electrical and Information Technology Johan Wernehag, EIT Lecture 4 RF Amplifier Design Johan Wernehag Electrical and Information Technology Design of Matching Networks Various Purposes of Matching Voltage-, Current- and Power Matching Design

More information

The Facts about the Input Impedance of Power and Ground Planes

The Facts about the Input Impedance of Power and Ground Planes The Facts about the Input Impedance of Power and Ground Planes The following diagram shows the power and ground plane structure of which the input impedance is computed. Figure 1. Configuration of the

More information

VLSI is scaling faster than number of interface pins

VLSI is scaling faster than number of interface pins High Speed Digital Signals Why Study High Speed Digital Signals Speeds of processors and signaling Doubled with last few years Already at 1-3 GHz microprocessors Early stages of terahertz Higher speeds

More information

DesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation

DesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation DesignCon 2004 Design of 3.125 Gb/s Interconnect for High-bandwidth FPGAs Sherri Azgomi, Altera Corporation sazgomi@altera.com Lawrence Williams, Ph.D., Ansoft Corporation williams@ansoft.com CF-031505-1.0

More information

Practical Design Considerations for Dense, High-Speed, Differential Stripline PCB Routing Related to Bends, Meanders and Jog-outs

Practical Design Considerations for Dense, High-Speed, Differential Stripline PCB Routing Related to Bends, Meanders and Jog-outs Practical Design Considerations for Dense, High-Speed, Differential Stripline PCB Routing Related to Bends, Meanders and Jog-outs AUTHORS Michael J. Degerstrom, Mayo Clinic degerstrom.michael@mayo.edu

More information

EQCD High Speed Characterization Summary

EQCD High Speed Characterization Summary EQCD High Speed Characterization Summary PRODUCT DESCRIPTION: A length of coaxial ribbon cable is terminated to a transition PCB break-out region onto which respective connectors are soldered. Three such

More information

How Long is Too Long? A Via Stub Electrical Performance Study

How Long is Too Long? A Via Stub Electrical Performance Study How Long is Too Long? A Via Stub Electrical Performance Study Michael Rowlands, Endicott Interconnect Michael.rowlands@eitny.com, 607.755.5143 Jianzhuang Huang, Endicott Interconnect 1 Abstract As signal

More information

IEEE 802.3ae Interim Meeting - May 21st - 25th. XAUI Channel. Connector Noise Analysis - Z-Pack HM-Zd May 22, 2001

IEEE 802.3ae Interim Meeting - May 21st - 25th. XAUI Channel. Connector Noise Analysis - Z-Pack HM-Zd May 22, 2001 IEEE 802.3ae Interim Meeting - May 21st - 25th XAUI Channel John D Ambrosia Tyco Electronics john.dambrosia@tycoelectronics.com 1 XAUI Channel - Connector Noise 1V swing (2V differential), 150 ps rise

More information

ECE 497 JS Lecture - 22 Timing & Signaling

ECE 497 JS Lecture - 22 Timing & Signaling ECE 497 JS Lecture - 22 Timing & Signaling Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements - Signaling Techniques (4/27) - Signaling

More information

Microwave Metrology -ECE 684 Spring Lab Exercise T: TRL Calibration and Probe-Based Measurement

Microwave Metrology -ECE 684 Spring Lab Exercise T: TRL Calibration and Probe-Based Measurement ab Exercise T: TR Calibration and Probe-Based Measurement In this project, you will measure the full phase and magnitude S parameters of several surface mounted components. You will then develop circuit

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 9: Noise Sources Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 5 Report and Prelab 6 due Apr. 3 Stateye

More information

Modeling and Simulation of Via Conductor Losses in Co-fired Ceramic Substrates Used In Transmit/Receive Radar Modules

Modeling and Simulation of Via Conductor Losses in Co-fired Ceramic Substrates Used In Transmit/Receive Radar Modules Modeling and Simulation of Via Conductor Losses in Co-fired Ceramic Substrates Used In Transmit/Receive Radar Modules 4/5/16 Rick Sturdivant, CTO 310-980-3039 rick@rlsdesigninc.com Edwin K.P. Chong, Professor

More information

DDR4 memory interface: Solving PCB design challenges

DDR4 memory interface: Solving PCB design challenges DDR4 memory interface: Solving PCB design challenges Chang Fei Yee - July 23, 2014 Introduction DDR SDRAM technology has reached its 4th generation. The DDR4 SDRAM interface achieves a maximum data rate

More information

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com

More information

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005 Application Note DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height REVISION DATE: January 11, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed

More information

Exercise problems of topic 1: Transmission line theory and typical waveguides

Exercise problems of topic 1: Transmission line theory and typical waveguides Exercise problems of topic 1: Transmission line theory and typical waveguides Return your answers in the contact sessions on a paper; either handwritten or typescripted. You can return them one by one.

More information

PCB Routing Guidelines for Signal Integrity and Power Integrity

PCB Routing Guidelines for Signal Integrity and Power Integrity PCB Routing Guidelines for Signal Integrity and Power Integrity Presentation by Chris Heard Orange County chapter meeting November 18, 2015 1 Agenda Insertion Loss 101 PCB Design Guidelines For SI Simulation

More information

DesignCon 2003 High-Performance System Design Conference (HP3-5)

DesignCon 2003 High-Performance System Design Conference (HP3-5) DesignCon 2003 High-Performance System Design Conference (HP3-5) Logic Analyzer Probing Techniques for High-Speed Digital Systems Author/Presenter: Brock LaMeres Hardware Design Engineer Logic Analyzer

More information

EE 740 Transmission Lines

EE 740 Transmission Lines EE 740 Transmission Lines 1 High Voltage Power Lines (overhead) Common voltages in north America: 138, 230, 345, 500, 765 kv Bundled conductors are used in extra-high voltage lines Stranded instead of

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010 Lecture 10: Termination & Transmitter Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam

More information

Advanced Transmission Lines. Transmission Line 1

Advanced Transmission Lines. Transmission Line 1 Advanced Transmission Lines Transmission Line 1 Transmission Line 2 1. Transmission Line Theory :series resistance per unit length in. :series inductance per unit length in. :shunt conductance per unit

More information

Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology

Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems A Design Methodology The Challenges of High Speed Digital Clock Design In high speed applications, the faster the signal moves through

More information

TABLE OF CONTENTS 1 Fundamentals Transmission Line Parameters... 29

TABLE OF CONTENTS 1 Fundamentals Transmission Line Parameters... 29 TABLE OF CONTENTS 1 Fundamentals... 1 1.1 Impedance of Linear, Time-Invariant, Lumped-Element Circuits... 1 1.2 Power Ratios... 2 1.3 Rules of Scaling... 5 1.3.1 Scaling of Physical Size... 6 1.3.1.1 Scaling

More information

EMC problems from Common Mode Noise on High Speed Differential Signals

EMC problems from Common Mode Noise on High Speed Differential Signals EMC problems from Common Mode Noise on High Speed Differential Signals Bruce Archambeault, PhD Alma Jaze, Sam Connor, Jay Diepenbrock IBM barch@us.ibm.com 1 Differential Signals Commonly used for high

More information

Ensuring Signal and Power Integrity for High-Speed Digital Systems

Ensuring Signal and Power Integrity for High-Speed Digital Systems Ensuring Signal and Power Integrity for High-Speed Digital Systems An EMC Perspective Christian Schuster Institut für Theoretische Elektrotechnik Technische Universität Hamburg-Harburg (TUHH) Invited Presentation

More information

Approach for Probe Card PCB

Approach for Probe Card PCB San Diego, CA High Density and High Speed Approach for Probe Card PCB Takashi Sugiyama Hitachi Chemical Co. Ltd. Overview Technical trend for wafer level testing Requirement for high density and high speed

More information

Effective Routing of Multiple Loads

Effective Routing of Multiple Loads feature column BEYOND DESIGN Effective Routing of Multiple Loads by Barry Olney In a previous Beyond Design, Impedance Matching: Terminations, I discussed various termination strategies and concluded that

More information

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience und University Dept. of Electroscience EI170 Written Exam Integrated adio Electronics 2010-03-10, 08.00-13.00 he exam consists of 5 problems which can give a maximum of 6 points each. he total maximum

More information

EE273 Lecture 6 Introduction to Signaling January 28, 2004

EE273 Lecture 6 Introduction to Signaling January 28, 2004 EE273 Lecture 6 Introduction to Signaling January 28, 2004 Heinz Blennemann Stanford University 1 Today s Assignment Problem Set 4 on Web & handout eading Sections 7.4 and 7.5 Complete before class on

More information

MICTOR. High-Speed Stacking Connector

MICTOR. High-Speed Stacking Connector MICTOR High-Speed Stacking Connector Electrical Performance Report for the 0.260" (6.6-mm) Stack Height Connector.......... Connector With Typical Footprint................... Connector in a System Report

More information

Design and experimental realization of the chirped microstrip line

Design and experimental realization of the chirped microstrip line Chapter 4 Design and experimental realization of the chirped microstrip line 4.1. Introduction In chapter 2 it has been shown that by using a microstrip line, uniform insertion losses A 0 (ω) and linear

More information

Practical Guidelines for the Implementation of Back Drilling Plated Through Hole Vias in Multi-gigabit Board Applications DesignCon 2003

Practical Guidelines for the Implementation of Back Drilling Plated Through Hole Vias in Multi-gigabit Board Applications DesignCon 2003 DesignCon 2003 Abstract Title: Practical Guidelines for the implementation of back drilling plated through hole vias in multi-gigabit board applications Author: Tom Cohen Tom Cohen Tom is currently a principle

More information

Predicting and Controlling Common Mode Noise from High Speed Differential Signals

Predicting and Controlling Common Mode Noise from High Speed Differential Signals Predicting and Controlling Common Mode Noise from High Speed Differential Signals Bruce Archambeault, Ph.D. IEEE Fellow, inarte Certified Master EMC Design Engineer, Missouri University of Science & Technology

More information

Flip-Chip for MM-Wave and Broadband Packaging

Flip-Chip for MM-Wave and Broadband Packaging 1 Flip-Chip for MM-Wave and Broadband Packaging Wolfgang Heinrich Ferdinand-Braun-Institut für Höchstfrequenztechnik (FBH) Berlin / Germany with contributions by F. J. Schmückle Motivation Growing markets

More information

Lowpass Filters. Microwave Filter Design. Chp5. Lowpass Filters. Prof. Tzong-Lin Wu. Department of Electrical Engineering National Taiwan University

Lowpass Filters. Microwave Filter Design. Chp5. Lowpass Filters. Prof. Tzong-Lin Wu. Department of Electrical Engineering National Taiwan University Microwave Filter Design Chp5. Lowpass Filters Prof. Tzong-Lin Wu Department of Electrical Engineering National Taiwan University Lowpass Filters Design steps Select an appropriate lowpass filter prototype

More information

5Gbps Serial Link Transmitter with Pre-emphasis

5Gbps Serial Link Transmitter with Pre-emphasis Gbps Serial Link Transmitter with Pre-emphasis Chih-Hsien Lin, Chung-Hong Wang and Shyh-Jye Jou Department of Electrical Engineering,National Central University,Chung-Li, Taiwan R.O.C. Abstract- High-speed

More information

Objectives of transmission lines

Objectives of transmission lines Introduction to Transmission Lines Applications Telephone Cable TV (CATV, or Community Antenna Television) Broadband network High frequency (RF) circuits, e.g., circuit board, RF circuits, etc. Microwave

More information

Bill Ham Martin Ogbuokiri. This clause specifies the electrical performance requirements for shielded and unshielded cables.

Bill Ham Martin Ogbuokiri. This clause specifies the electrical performance requirements for shielded and unshielded cables. 098-219r2 Prepared by: Ed Armstrong Zane Daggett Bill Ham Martin Ogbuokiri Date: 07-24-98 Revised: 09-29-98 Revised again: 10-14-98 Revised again: 12-2-98 Revised again: 01-18-99 1. REQUIREMENTS FOR SPI-3

More information

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005 Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: February 22, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in

More information

High Performance Signaling. Jan Rabaey

High Performance Signaling. Jan Rabaey High Performance Signaling Jan Rabaey Sources: Introduction to Digital Systems Engineering, Bill Dally, Cambridge Press, 1998. Circuits, Interconnections and Packaging for VLSI, H. Bakoglu, Addison-Wesley,

More information

How to Read S-Parameters Like a Book or Tapping Into Some Of The Information Buried Inside S- Parameter Black Box Models

How to Read S-Parameters Like a Book or Tapping Into Some Of The Information Buried Inside S- Parameter Black Box Models Slide -1 Bogatin Enterprises and LeCroy Corp No Myths Allowed Webinar Time before start: How to Read S-Parameters Like a Book or Tapping Into Some Of The Information Buried Inside S- Parameter Black Box

More information

Taking the Mystery out of Signal Integrity

Taking the Mystery out of Signal Integrity Slide - 1 Jan 2002 Taking the Mystery out of Signal Integrity Dr. Eric Bogatin, CTO, GigaTest Labs Signal Integrity Engineering and Training 134 S. Wolfe Rd Sunnyvale, CA 94086 408-524-2700 www.gigatest.com

More information

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005 Application Note QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height REVISION DATE: January 12, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed

More information

CHAPTER 4 DESIGN OF BROADBAND MICROSTRIP ANTENNA USING PARASITIC STRIPS WITH BAND-NOTCH CHARACTERISTIC

CHAPTER 4 DESIGN OF BROADBAND MICROSTRIP ANTENNA USING PARASITIC STRIPS WITH BAND-NOTCH CHARACTERISTIC CHAPTER 4 DESIGN OF BROADBAND MICROSTRIP ANTENNA USING PARASITIC STRIPS WITH BAND-NOTCH CHARACTERISTIC 4.1 INTRODUCTION Wireless communication technology has been developed very fast in the last few years.

More information

/14/$ IEEE 939

/14/$ IEEE 939 Electro-Mechanical Structures for Channel Emulation Satyajeet Shinde #1, Sen Yang #2, Nicholas Erickson #3, David Pommerenke #4, Chong Ding *1, Douglas White *1, Stephen Scearce *1, Yaochao Yang *2 # Missouri

More information

Application Note 5525

Application Note 5525 Using the Wafer Scale Packaged Detector in 2 to 6 GHz Applications Application Note 5525 Introduction The is a broadband directional coupler with integrated temperature compensated detector designed for

More information

INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT

INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT ABSTRACT: This paper describes the design of a high-efficiency energy harvesting

More information

ECE 145A and 218A. Transmission-line properties, impedance-matching exercises

ECE 145A and 218A. Transmission-line properties, impedance-matching exercises ECE 145A and 218A. Transmission-line properties, impedance-matching exercises Problem #1 This is a circuit file to study a transmission line. The 2 resistors are included to allow easy disconnection of

More information

DesignCon East Feasibility of 40 to 50 Gbps NRZ Interconnect Design for Terabit Backplanes

DesignCon East Feasibility of 40 to 50 Gbps NRZ Interconnect Design for Terabit Backplanes DesignCon East 2005 Feasibility of 40 to 50 Gbps NRZ Interconnect Design for Terabit Backplanes Roger Weiss, Paricon Technologies Corporation President, RWeiss@paricon-tech.com Scott McMorrow, Teraspeed

More information

The Effect of Radiation Losses on High Frequency PCB Performance. John Coonrod Rogers Corporation Advanced Circuit Materials Division

The Effect of Radiation Losses on High Frequency PCB Performance. John Coonrod Rogers Corporation Advanced Circuit Materials Division he Effect of adiation osses on High Frequency PCB Performance John Coonrod ogers Corporation Advanced Circuit Materials Division he Effect of adiation osses on High Frequency PCB Performance Basic concepts

More information

Texas Instruments DisplayPort Design Guide

Texas Instruments DisplayPort Design Guide Texas Instruments DisplayPort Design Guide April 2009 1 High Speed Interface Applications Introduction This application note presents design guidelines, helping users of Texas Instruments DisplayPort devices

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 5: Termination, TX Driver, & Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements

More information

Lab 1: Pulse Propagation and Dispersion

Lab 1: Pulse Propagation and Dispersion ab 1: Pulse Propagation and Dispersion NAME NAME NAME Introduction: In this experiment you will observe reflection and transmission of incident pulses as they propagate down a coaxial transmission line

More information

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables 19-46; Rev 2; 2/8 EVALUATION KIT AVAILABLE 1Gbps to 12.Gbps General Description The is a 1Gbps to 12.Gbps equalization network that compensates for transmission medium losses encountered with FR4 and cables.

More information

CHAPTER 5 PRINTED FLARED DIPOLE ANTENNA

CHAPTER 5 PRINTED FLARED DIPOLE ANTENNA CHAPTER 5 PRINTED FLARED DIPOLE ANTENNA 5.1 INTRODUCTION This chapter deals with the design of L-band printed dipole antenna (operating frequency of 1060 MHz). A study is carried out to obtain 40 % impedance

More information

Z-Dok High-Performance Docking Connector

Z-Dok High-Performance Docking Connector Z-Dok High-Performance Docking Connector Electrical Performance Report... Connector With Typical Footprint... Connector in a System Report #22GC007, Revision A May 2002 2002 Tyco Electronics, Inc., Harrisburg,

More information

CPS-1848 PCB Design Application Note

CPS-1848 PCB Design Application Note Titl CPS-1848 PCB Design Application Note June 22, 2010 6024 Silver Creek Valley Road, San Jose, California 95138 Telephone: (408) 284-8200 Fax: (408) 284-3572 2010 About this Document This document is

More information

PCB Material Selection for High-speed Digital Designs. Add a subtitle

PCB Material Selection for High-speed Digital Designs. Add a subtitle PCB Material Selection for High-speed Digital Designs Add a subtitle Outline Printed Circuit Boards (PCBs) for Highspeed Digital (HSD) applications PCB factors that limit High-speed Digital performance

More information

EE 340 Transmission Lines

EE 340 Transmission Lines EE 340 Transmission Lines Physical Characteristics Overhead lines An overhead transmission line usually consists of three conductors or bundles of conductors containing the three phases of the power system.

More information

AN 672: Transceiver Link Design Guidelines for High- Gbps Data Rate Transmission

AN 672: Transceiver Link Design Guidelines for High- Gbps Data Rate Transmission AN 672: Transceiver Link Design Guidelines for High- Gbps Data Rate Transmission AN-672 2017.02.02 Subscribe Send Feedback Contents Contents 1 AN 672: Transceiver Link Design Guidelines for High-Gbps Data

More information

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005 RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction

More information

Waveguides. Metal Waveguides. Dielectric Waveguides

Waveguides. Metal Waveguides. Dielectric Waveguides Waveguides Waveguides, like transmission lines, are structures used to guide electromagnetic waves from point to point. However, the fundamental characteristics of waveguide and transmission line waves

More information

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005 T10/05-428r0 SAS-2 channels analyses and suggestion for physical link requirements To: T10 Technical Committee From: Yuriy M. Greshishchev, PMC-Sierra Inc. (yuriy_greshishchev@pmc-sierra.com) Date: 06

More information

High Performance Package Trends Driving BackDrill File Generation Using Cadence Allegro. Chris Heard and Leigh Eichel

High Performance Package Trends Driving BackDrill File Generation Using Cadence Allegro. Chris Heard and Leigh Eichel High Performance Package Trends Driving BackDrill File Generation Using Cadence Allegro By Chris Heard and Leigh Eichel 1. Introduction As the semiconductor industry passes the 100 billion unit mark for

More information

Chapter 2. Modified Rectangular Patch Antenna with Truncated Corners. 2.1 Introduction of rectangular microstrip antenna

Chapter 2. Modified Rectangular Patch Antenna with Truncated Corners. 2.1 Introduction of rectangular microstrip antenna Chapter 2 Modified Rectangular Patch Antenna with Truncated Corners 2.1 Introduction of rectangular microstrip antenna 2.2 Design and analysis of rectangular microstrip patch antenna 2.3 Design of modified

More information

Design of the Power Delivery System for Next Generation Gigahertz Packages

Design of the Power Delivery System for Next Generation Gigahertz Packages Design of the Power Delivery System for Next Generation Gigahertz Packages Madhavan Swaminathan Professor School of Electrical and Computer Engg. Packaging Research Center madhavan.swaminathan@ece.gatech.edu

More information

Z-Wrap-110 Loss 31 July 01

Z-Wrap-110 Loss 31 July 01 Z-Wrap-11 Loss 31 July 1 Z-Axis J. Sortor TEST METHOD: To accurately measure complex impedance, it is required that the network analyzer be calibrated up to the phase plane of the unit under test (UUT).

More information

EE273 Lecture 7 Introduction to Signaling October 14, Today s Assignment

EE273 Lecture 7 Introduction to Signaling October 14, Today s Assignment EE273 Lecture 7 Introduction to Signaling October 14, 1998 William J. Dally Computer Systems Laboratory Stanford University billd@csl.stanford.edu 1 Today s Assignment Problem Set 4 Exercises 7-2, 7-7,

More information

CROSSTALK DUE TO PERIODIC PLANE CUTOUTS. Jason R. Miller, Gustavo Blando, Istvan Novak Sun Microsystems

CROSSTALK DUE TO PERIODIC PLANE CUTOUTS. Jason R. Miller, Gustavo Blando, Istvan Novak Sun Microsystems CROSSTALK DUE TO PERIODIC PLANE CUTOUTS Jason R. Miller, Gustavo Blando, Istvan Novak Sun Microsystems 1 Outline 1 Introduction 2 Crosstalk Theory 3 Measurement 4 Simulation correlation 5 Parameterized

More information

AN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Design Guideline

AN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Design Guideline AN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Subscribe Latest document on the web: PDF HTML Contents Contents Intel Stratix 10 Devices, High Speed Signal Interface Layout... 3 Intel

More information

Gain Slope issues in Microwave modules?

Gain Slope issues in Microwave modules? Gain Slope issues in Microwave modules? Physical constraints for broadband operation If you are a microwave hardware engineer you most likely have had a few sobering experiences when you test your new

More information

Modeling and Simulation of Powertrains for Electric and Hybrid Vehicles

Modeling and Simulation of Powertrains for Electric and Hybrid Vehicles Modeling and Simulation of Powertrains for Electric and Hybrid Vehicles Dr. Marco KLINGLER PSA Peugeot Citroën Vélizy-Villacoublay, FRANCE marco.klingler@mpsa.com FR-AM-5 Background The automotive context

More information

An Initial Investigation of a Serial 100 Gbps PAM4 VSR Electrical Channel

An Initial Investigation of a Serial 100 Gbps PAM4 VSR Electrical Channel An Initial Investigation of a Serial 100 Gbps PAM4 VSR Electrical Channel Nathan Tracy TE Connectivity May 24, 2017 1 DATA & DEVICES Agenda Transmission over copper Channel description Existing 25G channel

More information

Burn-in & Test Socket Workshop

Burn-in & Test Socket Workshop Burn-in & Test Socket Workshop March 6-9, 2005 Hilton Phoenix East / Mesa Hotel Mesa, Arizona ARCHIVE TM Burn-in & Test Socket Workshop TM COPYRIGHT NOTICE The papers in this publication comprise the proceedings

More information

OMNETICS CONNECTOR CORPORATION PART I - INTRODUCTION

OMNETICS CONNECTOR CORPORATION PART I - INTRODUCTION OMNETICS CONNECTOR CORPORATION HIGH-SPEED CONNECTOR DESIGN PART I - INTRODUCTION High-speed digital connectors have the same requirements as any other rugged connector: For example, they must meet specifications

More information

Aries Kapton CSP socket

Aries Kapton CSP socket Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...

More information

PWB Solutions for High Speed Systems

PWB Solutions for High Speed Systems PWB Solutions for High Speed Systems Benson Chan, John Lauffer, Steve Rosser, Jim Stack Endicott Interconnect Technologies 1701 North Street, Endicott NY 13760 bchan@eitny.com Abstract The authors of this

More information

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects Dennis Poulin Anritsu Company Slide 1 Outline PSU Signal Integrity Symposium

More information