Internet and Parallel Computing in Semiconductor Device Simulation

Size: px
Start display at page:

Download "Internet and Parallel Computing in Semiconductor Device Simulation"

Transcription

1 Iteret ad Parallel Comutig i Semicoductor Device Simulatio INN-LIANG LIU, YIMING LI 2, TIEN-SHENG CHAO 3, ad S. M. SZE 2 Deartmet of Alied Mathematics 2 Deartmet of Electroics Egieerig 3 Natioal Nao Device Laboratories Natioal Chiao Tug Uiversity 00 Ta Hsueh Rd., Hsichu TAIWAN Abstract: - A rototye of o-lie simulator is roosed for semicoductor device simulatio. The ricial cocet of the desig of the simulator is to rovide a Web-based, latform ideedet, ad distributed comutig eviromet for the user. The framework of the rototye cosists of a stadard Web browser iterface imlemeted via HTTP ad PHP, a Liux Web server, a MPI system of arallel rocessors, ad umerical ackages ecessary to erform a comlete device simulatio. The kerel of the simulator is MONOMOS so called that umerical solutios of the fudametal semicoductor euatios are obtaied by meas of the mootoe iterative method istead of Newto's method. Ideedet of the iitial guess for each I-V oit, the mootoe iterative method allows a simultaeous, ad hece arallel, simulatio of differet I-V curves with various biasig coditios. Simulatio results of sub-micro N-MOSFET devices will be give to demostrate the features of the rototye. Key Words: - Semicoductor Device Simulatio, Parallel Comutatio, MPI, Mootoe Iterative Method, Web-based Itroductio TCAD (techology of comuter-aided desig) is oe of the imortat techologies i semicoductor idustry for uderstadig ad develoig ew semicoductors. However, may TCAD tools ted to be used oly at laces where they were develoed because of the difficulties i ortig ad learig the evolvig software. We roose here a rototye of o-lie device simulator, which cosists of a stadard Web browser iterface imlemeted via HTTP ad PHP, a Liux Web server, a MPI system of arallel rocessors, ad umerical ackages ecessary to erform a comlete device simulatio. The kerel of the simulator is MONOMOS so called that umerical solutios of the fudametal semicoductor euatios are obtaied by meas of the mootoe iterative method istead of Newto's method []. The mai features of the simulator are latform ideedece, user-friedly iterface, distributed comutig system, ad arallel I-V curve simulatios. The first two features are direct coseueces of the curret state of the Web techologies while the third is due to Liux ad MPI. Ideedet of the iitial guess for each I-V oit, the mootoe iterative method allows a simultaeous, ad hece arallel, simulatio of differet I-V curves with various biasig coditios. This feature is very differet from that of the existig TCAD tools i which the solutio oits of I-V curves are comuted successively from lower biases to higher biases by meas of the cotiuatio method. I the ext sectio, we state the semicoductor device models that have bee imlemeted i the kerel solver. I Sec. 3, we briefly describe the umerical schemes ad solutio algorithm of MONOMOS. The system architecture of the rototye is give i Sec. 4. Simulatio results of some LDD N-MOSFET device models are reorted i Sec. 5. Cocludig remarks are give i the last sectio. Fially, we ote that the o-lie simulator ca be accessed at htt://moo.math.ctu.edu.tw. 2 Semicoductor Device Models The steady-state eergy trasort model [2] has bee alied to study hot electro effects i which the device scale is dow to 0.25µm regio. The followig is a commoly used model: φ = ( + D), () εs

2 = R(, ), (2) = R(, ), (3) ( ω ω S 0 = E ), τ ω ( T ) (4) ω ω0 S = E ( ). τ ω ( T ) (5) Here φ is the electrostatic otetial, ad are electro ad hole cocetratios, T ad T are electro ad hole temerature. E=- φ is the electric field, is the elemetary charge, ε s is the dielectric costat of semicoductor, D is the satially-deedet doig rofiles, ad R is the carrier recombiatio rate.,, S, ad S are carrier currets ad eergy flux desities defied as follows: = µ φ + D + µ k T, B (6) = µ φ D µ kb T, (7) S, = ω + kbt + Q (8) S, = ω + kbt + Q (9) where the µ, µ, D, D, ω, ω, ad Q, Q are carrier mobility fuctios, diffusio coefficiets, average eergies, ad heat flows, resectively. However, the most widely used device model i commercial software is still the drift-diffusio model: φ = ( + D), εs (0) = R(, ), () = R(, ), (2) where ad are simlified to = µ φ + D, (3) = µ φ D. (4) I device simulatio, most umerical methods have bee develoed for the aroximatio of the system ()-(5) with the rimal state variables φ,,, T ad T. O the other had, based o Boltzma statistics [3, 4], there are also some methods develoed for the uasi-fermi formulatio of the system (0)-(2) i terms of the uasi-fermi levels [3, 5, 6]. The formulatio results i self-adjoit oerators ad its oliear load fuctios are mootoe. These roerties are articularly favorable for the mootoe iterative method [7]. Note that these models are subject to some aroriate coditios o the boudary of a rectagular regio ABEF show i Fig. [8]. Homogeeous Neuma boudary coditio B C Robi boudary coditio D E C' D' Dirichlet boudary coditio + + Dirichlet boudary coditio B' A Source Gate Drai P Dirichlet boudary coditio Substrate Homogeeous Neuma boudary coditio Fig.. Domai of a 2-D N-MOSFET device. 3 Numerical Methods The classical Gummel s decoulig method for solvig the DD or ET models cosists of three mai rocedures: the box Scharfetter-Gummel discretizatio, three (DD) or five (ET) ier loos of Newto s iteratio for each ukow fuctio, ad a outer loo for all ukow fuctios. Our method relaces Newto s iteratio by the mootoe iteratio i which the corresodig discrete system is of the followig form [8]: ( m+ ) m) ( m) ( m) ( D + λ I ) Z = ( L + U ) F( Z ) + λz, (5) where Z is the ukow vector, F is the oliear vector form, ad D, L, U, ad I are diagoal, lower triagular, uer triagular, ad idetity matrices, resectively. Ad the mootoe iterative arameter λ is determied ode-by-ode deedig o the device structure, doig cocetratio, bias coditio, ad oliear roerty of each decouled euatio. Note that the system (5) is of acobi tye ad hece is highly arallel. It does ot reuire ay assemblig rocess for a global matrix. Coseuetly, the method is very cost effective i terms of both comutatioal time ad memory. Furthermore, the mootoe iterative method is a global method i the sese that it does ot ivolve ay acobia matrix, as that of Newto s method, that iheretly reuires a sufficietly accurate iitial guess to begi with. Moreover, it will ot roduce o-hysical egative values for the miority carrier cocetratio uder E' F

3 heavy recombiatio rocesses. These are the ovel features of the kerel solver MONOMOS. 4 The System Architecture The ricial cocet of the desig of the simulator is to rovide a Web-based, latform ideedet, ad distributed comutig eviromet for the user. As show i Fig. 2, the framework of the rototye cosists of a stadard Web browser iterface imlemeted via HTTP ad PHP, a Liux Web server, a MPI system of arallel rocessors, ad the simulatio kerel MONOMOS. Iteral Users PC/Mac/Uix HTTP HTML/PHP User s WWW I/O Iterface Web ad MPI Server MONOMOS MPI Cliets MONOMOS Exteral Users PC/Mac/Uix HTTP Processes Reuest Network Liks Data Trasmissio MPI Library Doig Profile (cm -3 ) oits reuested by the user. All iuired outut grahics will be dislayed back to the user s browser ad together with outut files will be stored i the user s workig directory that resides i the Web server ad ca be accessed for later use. The simulator is self-cotaied with all simulatio ackages such as mesh geeratio, umerical solvers, data maagemet, grahic tools etc. It does ot reuire ay maual iterrutios from the user or the server. 5 Simulatio Results ad Discussio We ow reset some tyical simulatio results of the simulator. The first examle is a 0.35µm LDD N-MOSFET device with the gate oxide thickess 70A ad with the doig rofile show i Fig. 3. Figs. 4 ad 5 illustrate the simulated electrostatic otetial ad electro desity at V DS = 2.0V ad V GS = 2.0V, resectively. Fig. 3. Surface lot of the doig cocetratio for 0.35µm LDD N-MOSFET device. Fig. 2. The system architecture of the simulator. The I/O iterface is imlemeted i HTML ad PHP ad is i either grahical, butto-selectio, or fill-i format. It cosists of a seuece of ste-by-ste ueries startig from doig rofile, device geometry, I-V format, iut biases, mobility model, mesh geeratio, to outut iformatio etc. All the iut data is the traslated to a text file by the PHP server. The text file is the fed ito the MPI MONOMOS server, which automatically distributes sub-tasks to its cliets that erform their idividual comutatios accordig to the sychroized MONOMOS rograms i a arallel fashio. The arallel algorithm is based o the umber of I-V Fig. 4. Surface lot of the electrostatic otetial for 0.35µm LDD N-MOSFET device with V DS = 2.0V ad V GS = 2.0V.

4 Electro Desity (cm -3 ) Fig. 5. Surface lot of the electro desity for 0.35µm LDD N-MOSFET device with V DS = 2.0V Fig. 6 is a comariso of the simulated ad the exerimetal drai curret versus drai voltage characteristics for W / L eff = 40/0.35 ad V BS = 0V. Note articularly that all of the simulated I-V oits i Fig. 6 were comuted ideedetly by our simulator, i.e. the iitial guesses reuired to start the comutatios of all I-V oits were all the same ad were chose to be the charge eutrality coditio. The followig is a summary of the features of our MPI imlemetatio for the tested model: 8 Liux-based 450-MHZ Petium CPU with 28 MB ersoal comuters, mesh odes o the solutio domai, ad the same stoig criteria for all rocessors. Partially illustrated i Fig. 6, there were totally 9 I-V curves with V GS = 0, , 4V. Each oe of which cosists of 2 I-V oits with V DS ragig from 0 to 4V at 0.2V sacig. Table is a summary of the executio times of a comlete simulatio of all 89 I-V oits versus differet umber of rocessors. A early otimal seedu i CPU time ca be observed i Fig. 7. The suerior scalability of the arallel rocessig is maily due to the ature of the mootoe iterative method. Table. Executio times of 9 I-V curves for 0.35µm LDD N-MOSFET device i a MPI eviromet. Number of Processors Ru Time (Sec) CPU Time (Sec) Measuremet Simulatio W / L eff = 40/0.35 V GS = 3.0 V Data Time (Sec) I DS (ma) V GS =.0 V V DS (V) V GS = 2.0 V Fig. 6. Simulated (dots) ad exerimetal (solid lies) drai curret versus drai voltage characteristics for 0.35µm LDD N-MOSFET device with W / L eff = 40/0.35 ad V BS = 0V. This is very differet from the curret ractice of device simulatio with which well-kow device simulators usually roceed the comutatios of I-V curves by usig the cotiuity techiue stratig from the revious I-V oit as a iitial fuctio to the ext I-V oit due to the local covergece roerty of Newto's iteratio. Such cotiuatio rocess from a low I-V oit to a desired high I-V oit is uite time-cosumig ad is very subtle with the choice of iitial guesses. The comutatios of the I-V oits as that of Fig. 6 ca be erformed i arallel based o the MPI system. Seedu Factor Ru Time CPU Time Number of Processors Fig. 7. Seedu factors of the executio time of 9 I-V curves for 0.35µm LDD N-MOSFET device versus the umber of rocessors. Next examle is to demostrate the simulator with a choice of ET model o a 0.25µm N-MOSFET for a study of the hot carrier effects. The device has ellitical 5E+20 cm -3 Gaussia doig rofiles i source ad drai regios, E+6 cm -3 i the -substrate regio, ad a shallow 5E+7 cm -3

5 imlatatio i chael surface. The juctio deth is 0.3µm ad the lateral diffusio uder gate is 0.09µm. The thickess of the gate oxide is 70A. A tyical simulatio result for electro temerature at V DS = 2.0V ad V GS = 2.0V is show i Fig. 8. Fig. 8. Surface lot of electro temerature rofile at V DS = 2.0V ad V GS = 2.0V. 6 Coclusios A rototye of o-lie semicoductor device simulator is reseted i this aer. The mai features of the simulator are latform-ideedece, WWW I/O iterface, PHP Web server, efficiet kerel MONOMOS, ad MPI distributed comutig eviromet. The stadard Web browser iterface ad Web server rovide the user a very friedly eviromet for various device simulatios ad I/O data maagemet. Ideedet of the iitial guess, MONOMOS allows arallel simulatios of differet I-V curves with various biasig coditios. Comutatioal results demostrate a excellet seedu with resect to the umber of rocessors i the MPI cofiguratio. Corresodig to drift-diffusio ad eergy balaced models, two bechmark N-MOSFET device examles were used to show the accuracy ad efficiecy of the simulator. distributio effects, IEEE Electro Device Letters, Vol. 3, No., 992, [3]. W. Slotboom, Comuter-aided two-dimesioal aalysis of biolar trasistor, IEEE Tras. Electro Devices, Vol. ED-20, 973, [4] S. M. Sze, Physics of Semicoductor Devices, 2d Ed., Wiley-Itersciece, New York, 98. [5] T. I. Seidma ad S. C. Choo, Iterative scheme for comuter simulatio of semicoductor devices, Solid-State Electroics, Vol. 5, 972, [6] R. Bak, D.. Rose, ad W. Fichter, Numerical methods for semicoductor simulatio, SIAM. Sci. Stat. Comut., Vol. 4, No. 3, 983, [7] C. V. Pao, Block mootoe iterative methods for umerical solutios of oliear ellitic euatios, Numer. Math., Vol. 72, 995, [8] Y. Li ad.-l. Liu, A mootoe iterative method for semicoductor device simulatio, 2000, rerit. Refereces: [] Y. Li, S. S. Chug, ad.-l. Liu, A ovel aroach for the two-dimesioal simulatio of submicro MOSFET's usig mootoe iterative method, Proc. It. Symosium o VLSI Techology, Systems, ad Alicatios, 999, [2] D. Che, E. Ka, U. Ravaioli, C.-W. Shu, ad R. Dutto, A imroved eergy trasort model icludig oarabolicity ad o-maxwellia

Outline. Introduction The Semiconductor Module Demonstration Modeling Advice Model Library Q & A

Outline. Introduction The Semiconductor Module Demonstration Modeling Advice Model Library Q & A Semicoductor Module Coyright 2013 COMSOL. COMSOL, COMSOL Multihysics, Cature the Cocet, COMSOL Deskto, ad LiveLik are either registered trademarks or trademarks of COMSOL AB. All other trademarks are the

More information

Comparative Analysis of Double Drift Region and Double Avalanche Region IMPATT Diodes

Comparative Analysis of Double Drift Region and Double Avalanche Region IMPATT Diodes Comarative Aalysis of Double Drift Regio ad Double Avalache Regio IMPATT Diodes ALEXANDER ZEMLIAK, ROQUE DE LA CRUZ Deartmet of Physics ad Mathematics Puebla Autoomous Uiversity Av. Sa Claudio y 8 Sur,

More information

Lecture 3. OUTLINE PN Junction Diodes (cont d) Electrostatics (cont d) I-V characteristics Reverse breakdown Small-signal model

Lecture 3. OUTLINE PN Junction Diodes (cont d) Electrostatics (cont d) I-V characteristics Reverse breakdown Small-signal model Lecture 3 AOUCEMETS HW2 is osted, due Tu 9/11 TAs will hold their office hours i 197 Cory Prof. Liu s office hours are chaged to TuTh 12-1PM i 212/567 Cory EE15 accouts ca access EECS Widows Remote eskto

More information

Introduction to Electronic Devices

Introduction to Electronic Devices troductio to lectroic Devices, Fall 2006, Dr. D. Ki troductio to lectroic Devices (ourse Number 300331) Fall 2006 s Dr. Dietmar Ki Assistat Professor of lectrical gieerig formatio: htt://www.faculty.iubreme.de/dki/

More information

Physical Sciences For NET & SLET Exams Of UGC-CSIR. Part B and C. Volume-16. Contents

Physical Sciences For NET & SLET Exams Of UGC-CSIR. Part B and C. Volume-16. Contents Physical cieces For NET & LET Exams Of UC-CIR Part B ad C Volume-16 Cotets VI. Electroics 1.5 Field Effect evices 1 2.1 Otoelectroic evices 51 2.2 Photo detector 63 2.3 Light-Emittig iode (LE) 73 3.1 Oeratioal

More information

The Parametric Measurement Handbook. Third Edition March 2012

The Parametric Measurement Handbook. Third Edition March 2012 The Parametric Measuremet Hadbook Third Editio March 2012 Chater 7: Diode ad Trasistor Measuremet Choose a job you love, ad you will ever have to work a day i your life Cofucius Itroductio It is ot the

More information

Comparative Analysis of DDR and DAR IMPATT Diodes Frequency Characteristics

Comparative Analysis of DDR and DAR IMPATT Diodes Frequency Characteristics Recet Researches i Automatic Cotrol ad Electroics Comarative Aalsis of DDR ad DAR IMPATT Diodes Frequec Characteristics ALEXANDER ZEMLIAK,3, FERNANDO REYES 2, JAIME CID 2, SERGIO VERGARA 2 EVGENIY MACHUSSKIY

More information

PN Junction Diode: I-V Characteristics

PN Junction Diode: I-V Characteristics Chater 6. PN Juctio Diode : I-V Characteristics Chater 6. PN Juctio Diode: I-V Characteristics Sug Jue Kim kimsj@su.ac.kr htt://helios.su.ac.kr Cotets Chater 6. PN Juctio Diode : I-V Characteristics q

More information

VARIATIONS in process parameter values and on-chip

VARIATIONS in process parameter values and on-chip IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION VLSI SYSTEMS 1 Comact Curret Source Models for Timig Aalysis uder Temerature ad Body Bias Variatios Saket Guta, ad Sachi S. Saatekar, Fellow, IEEE, Abstract

More information

A Simulated Data Analysis on the Interval Estimation for the Binomial Proportion P

A Simulated Data Analysis on the Interval Estimation for the Binomial Proportion P Joural of Educatioal Policy ad Etrereeurial Research (JEPER) www.iiste.org Vol., N0., October 0. P 77-8 A Simulated Data Aalysis o the Iterval Estimatio for the Biomial Proortio P Juge B. Guillea Advetist

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickso Departmet of Electrical, Computer, ad Eergy Egieerig Uiversity of Colorado, Boulder Specific o-resistace R o as a fuctio of breakdow voltage V B Majority-carrier device: AARR #$ = kk μμ $

More information

DESIGN AVOLTAGE REFERENCE CIRCUIT WITHOUT USING BIPOLAR TRANSISTORS

DESIGN AVOLTAGE REFERENCE CIRCUIT WITHOUT USING BIPOLAR TRANSISTORS : 53-539 ISSN: 77 4998 DESIGN AOAGE REFERENCE CIRCUI IHOU USING BIPOAR RANSISORS EHSAN SHABANI, MAHDI PIRMORADIAN* : M Sc., Eslamshahr Brach, Islamic Azad Uiversity, ehra, Ira : Assistat Professor, Eslamshahr

More information

5.1 Introduction 5.2 Equilibrium condition Contact potential Equilibrium Fermi level Space charge at a junction 5.

5.1 Introduction 5.2 Equilibrium condition Contact potential Equilibrium Fermi level Space charge at a junction 5. 5.1 Itroductio 5.2 Equilibrium coditio 5.2.1 Cotact otetial 5.2.2 Equilibrium Fermi level 5.2.3 Sace charge at a juctio 5.3 Forward- ad Reverse-biased juctios; steady state coditios 5.3.1 Qualitative descritio

More information

3. Error Correcting Codes

3. Error Correcting Codes 3. Error Correctig Codes Refereces V. Bhargava, Forward Error Correctio Schemes for Digital Commuicatios, IEEE Commuicatios Magazie, Vol 21 No1 11 19, Jauary 1983 Mischa Schwartz, Iformatio Trasmissio

More information

Revision: June 10, E Main Suite D Pullman, WA (509) Voice and Fax

Revision: June 10, E Main Suite D Pullman, WA (509) Voice and Fax 1.8.0: Ideal Oeratioal Amlifiers Revisio: Jue 10, 2010 215 E Mai Suite D Pullma, WA 99163 (509) 334 6306 Voice ad Fax Overview Oeratioal amlifiers (commoly abbreviated as o-ams) are extremely useful electroic

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickso Departmet of Electrical, Computer, ad Eergy Egieerig Uiversity of Colorado, Boulder 4.2.2. The Power MOSFET Gate Source Gate legths approachig oe micro p - p Cosists of may small ehacemetmode

More information

Analysis and Design of LVTSCR-based EOS/ESD Protection Circuits for Burn-in Environment

Analysis and Design of LVTSCR-based EOS/ESD Protection Circuits for Burn-in Environment Aalysis ad Desig of LVTSCR-based EOS/ESD Protectio Circuits for Bur-i Eviromet O. Semeov, H. Sarbishaei ad M. Sachdev Det. of Electrical ad Comuter Egieerig, Uiversity of Waterloo, Waterloo, Caada NL 3G

More information

(2) The MOSFET. Review of. Learning Outcome. (Metal-Oxide-Semiconductor Field Effect Transistor) 2.0) Field Effect Transistor (FET)

(2) The MOSFET. Review of. Learning Outcome. (Metal-Oxide-Semiconductor Field Effect Transistor) 2.0) Field Effect Transistor (FET) EEEB73 Electroics Aalysis & esig II () Review of The MOSFET (Metal-Oxide-Semicoductor Field Effect Trasistor) Referece: Neame, Chapter 3 ad Chapter 4 Learig Outcome Able to describe ad use the followig:

More information

Lossless Compression Schemes of Vector Quantization Indices Using State Codebook

Lossless Compression Schemes of Vector Quantization Indices Using State Codebook 74 JOURNAL OF SOFTWARE, VOL. 4, NO. 4, JUNE 009 Lossless Comressio Schemes of Vector Quatizatio Idices Usig State Codebook Chi-Che Chag Deartmet of Iformatio Egieerig ad Comuter Sciece, Feg Chia Uiversity,

More information

ECE 2201 PRELAB 4A MOSFET SWITCHING APPLICATIONS. Digital CMOS Logic Inverter

ECE 2201 PRELAB 4A MOSFET SWITCHING APPLICATIONS. Digital CMOS Logic Inverter ECE 2201 PRELAB 4A MOSFET SWITCHING APPLICATIONS Digital CMOS Logic Iverter Had Aalysis P1. I the circuit of Fig. P41, estimate the roagatio delays t PLH ad t PHL usig the resistive switch model for each

More information

Chater 6 Bipolar Junction Transistor (BJT)

Chater 6 Bipolar Junction Transistor (BJT) hater 6 iolar Juctio Trasistor (JT) Xiula heg/shirla heg -5- vetio asic about JT veted i 948 by ardee, rattai ad Shockley i ell ab (First Trasistor) iolar oth tyes of carriers (electro ad hole) lay imortat

More information

Sampling Distribution Theory

Sampling Distribution Theory Poulatio ad amle: amlig Distributio Theory. A oulatio is a well-defied grou of idividuals whose characteristics are to be studied. Poulatios may be fiite or ifiite. (a) Fiite Poulatio: A oulatio is said

More information

MCP1525/ V and 4.096V Voltage References. Features. Description. Applications. Temperature Drift. Typical Application Circuit.

MCP1525/ V and 4.096V Voltage References. Features. Description. Applications. Temperature Drift. Typical Application Circuit. MCP/.V ad.96v Voltage Refereces Features Precisio Voltage Referece Outut Voltages:.V ad.96v Iitial Accuracy: ±% (max.) Temerature Drift: ± m/ C (max.) Outut Curret Drive: ± ma Maximum Iut Curret: µa @

More information

Estimation of an L-G Fault Distance of an Underground Cable Using WNN

Estimation of an L-G Fault Distance of an Underground Cable Using WNN Iteratioal Joural of Scietific ad esearch Publicatios, Volume, Issue, February ISSN 5-353 Estimatio of a L-G Fault Distace of a Udergroud Cable Usig WNN Biswariya Chatteree Deartmet of Electrical Egieerig,

More information

p n junction! Junction diode consisting of! p-doped silicon! n-doped silicon! A p-n junction where the p- and n-material meet!

p n junction! Junction diode consisting of! p-doped silicon! n-doped silicon! A p-n junction where the p- and n-material meet! juctio! Juctio diode cosistig of! -doed silico! -doed silico! A - juctio where the - ad -material meet! v material cotais mobile holes! juctio! material cotais mobile electros! 1! Formatio of deletio regio"

More information

Cross-Layer Performance of a Distributed Real-Time MAC Protocol Supporting Variable Bit Rate Multiclass Services in WPANs

Cross-Layer Performance of a Distributed Real-Time MAC Protocol Supporting Variable Bit Rate Multiclass Services in WPANs Cross-Layer Performace of a Distributed Real-Time MAC Protocol Supportig Variable Bit Rate Multiclass Services i WPANs David Tug Chog Wog, Jo W. Ma, ad ee Chaig Chua 3 Istitute for Ifocomm Research, Heg

More information

X-Bar and S-Squared Charts

X-Bar and S-Squared Charts STATGRAPHICS Rev. 7/4/009 X-Bar ad S-Squared Charts Summary The X-Bar ad S-Squared Charts procedure creates cotrol charts for a sigle umeric variable where the data have bee collected i subgroups. It creates

More information

Enhanced LUT For Modified Distributed Arithematic Architecture - FIR Filter

Enhanced LUT For Modified Distributed Arithematic Architecture - FIR Filter N Vivek et al It. Joural of Egieerig Research ad Alics RESEARCH ARTICLE OPEN ACCESS Ehaced LT For Modified Distributed Arithematic Architecture - FIR Filter N Vivek*, Prof K Ausudha** *(Deartmet of Electroics

More information

A New Space-Repetition Code Based on One Bit Feedback Compared to Alamouti Space-Time Code

A New Space-Repetition Code Based on One Bit Feedback Compared to Alamouti Space-Time Code Proceedigs of the 4th WSEAS It. Coferece o Electromagetics, Wireless ad Optical Commuicatios, Veice, Italy, November 0-, 006 107 A New Space-Repetitio Code Based o Oe Bit Feedback Compared to Alamouti

More information

Summary of pn-junction (Lec )

Summary of pn-junction (Lec ) Lecture #12 OUTLNE iode aalysis ad applicatios cotiued The MOSFET The MOSFET as a cotrolled resistor Pich-off ad curret saturatio Chael-legth modulatio Velocity saturatio i a short-chael MOSFET Readig

More information

PROJECT #2 GENERIC ROBOT SIMULATOR

PROJECT #2 GENERIC ROBOT SIMULATOR Uiversity of Missouri-Columbia Departmet of Electrical ad Computer Egieerig ECE 7330 Itroductio to Mechatroics ad Robotic Visio Fall, 2010 PROJECT #2 GENERIC ROBOT SIMULATOR Luis Alberto Rivera Estrada

More information

A New Image Enhancement Algorithm for Removing Artifacts

A New Image Enhancement Algorithm for Removing Artifacts Research Article Iteratioal Joural of Curret Egieerig ad Techology E-ISSN 2277 4106, P-ISSN 2347-5161 2014 INPRESSCO, All Rights Reserved Available at htt://iressco.com/category/ijcet A New Image Ehacemet

More information

Design of FPGA- Based SPWM Single Phase Full-Bridge Inverter

Design of FPGA- Based SPWM Single Phase Full-Bridge Inverter Desig of FPGA- Based SPWM Sigle Phase Full-Bridge Iverter Afarulrazi Abu Bakar 1, *,Md Zarafi Ahmad 1 ad Farrah Salwai Abdullah 1 1 Faculty of Electrical ad Electroic Egieerig, UTHM *Email:afarul@uthm.edu.my

More information

Network reliability analysis for 3G cellular topology design

Network reliability analysis for 3G cellular topology design Soglaaari J. Sci. Techol. 3 (3, 63-69, May - Ju. 00 Origial Article Networ reliability aalysis for 3G cellular toology desig Chutima Promma* ad Ealu Esoo School of Telecommuicatio Egieerig Suraaree Uiversity

More information

Replacing MOSFETs with Single Electron Transistors (SET) to Reduce Power Consumption of an Inverter Circuit

Replacing MOSFETs with Single Electron Transistors (SET) to Reduce Power Consumption of an Inverter Circuit Vol:9, No:3, 015 Relacig MOSFETs with Sigle Electro Trasistors (SET) to Reduce Power Cosumtio of a Iverter Circuit Ahmed Shariful Alam, Abu Hea M. Mustafa Kamal, M. Abdul Rahma, M. Nasmus Sakib Kha Shabbir,

More information

EXPERIMENT 3 TRANSISTORS AMPLIFIERS

EXPERIMENT 3 TRANSISTORS AMPLIFIERS PH-315 XPRIMNT 3 TRANSISTORS AMPLIFIRS A. La Rosa I. PURPOS To familiarize with the characteristics of trasistors, how to roerly imlemet its D bias, ad illustrate its alicatio as small sigal amlifiers.

More information

Appendix B: Transistors

Appendix B: Transistors Aedix B: Trasistors Of course, the trasistor is the most imortat semicoductor device ad has eabled essetially all of moder solid-state electroics. However, as a matter of history, electroics bega with

More information

CDS 270-2: Lecture 6-3 Optimum Receiver Design for Estimation over Wireless Links

CDS 270-2: Lecture 6-3 Optimum Receiver Design for Estimation over Wireless Links CDS 70-: Lecture 6-3 Otimum Receiver Desig for stimatio over Wireless Lis Goals: Yasami Mostofi May 5, 006 To uderstad imact of wireless commuicatio imairmets o estimatio over wireless To lear o-traditioal

More information

New Approach for Fault Location on Transmission Lines Not Requiring Line Parameters

New Approach for Fault Location on Transmission Lines Not Requiring Line Parameters New Aroach for Fault Locatio o Trasmissio Lies Not equirig Lie Parameters Z. M. adojević, C. H. Kim, M. Poov, G. Presto, V. Terzija Abstract This aer resets a ew umerical algorithm for fault locatio o

More information

Application of Improved Genetic Algorithm to Two-side Assembly Line Balancing

Application of Improved Genetic Algorithm to Two-side Assembly Line Balancing 206 3 rd Iteratioal Coferece o Mechaical, Idustrial, ad Maufacturig Egieerig (MIME 206) ISBN: 978--60595-33-7 Applicatio of Improved Geetic Algorithm to Two-side Assembly Lie Balacig Ximi Zhag, Qia Wag,

More information

Super J-MOS Low Power Loss Superjunction MOSFETs

Super J-MOS Low Power Loss Superjunction MOSFETs Low Power Loss Superjuctio MOSFETs Takahiro Tamura Mutsumi Sawada Takayuki Shimato ABSTRACT Fuji Electric has developed superjuctio MOSFETs with a optimized surface desig that delivers lower switchig.

More information

Adaptive processing and archiving of compound scanned documents

Adaptive processing and archiving of compound scanned documents Recet Researches i Commuicatios, Sigals ad Iformatio Techology Adative rocessig ad archivig of comoud scaed documets ROUMEN KOUNTCHEV Deartmet of Radio Commuicatios Techical Uiversity of Sofia Bul. Kl.

More information

Design of FPGA Based SPWM Single Phase Inverter

Design of FPGA Based SPWM Single Phase Inverter Proceedigs of MUCEET2009 Malaysia Techical Uiversities Coferece o Egieerig ad Techology Jue 20-22, 2009, MS Garde,Kuata, Pahag, Malaysia MUCEET2009 Desig of FPGA Based SPWM Sigle Phase Iverter Afarulrazi

More information

GENERALIZED SCATTERING MATRIX FOR OPTICAL STRUCTURES. Sunit Mehrotra,Reena Kumbhare and Girish P. Saraph

GENERALIZED SCATTERING MATRIX FOR OPTICAL STRUCTURES. Sunit Mehrotra,Reena Kumbhare and Girish P. Saraph GENERALIZED SCATTERING MATRIX FOR OPTICAL STRUCTURES Suit Mehrotra,Reea umbhare ad Girish P. Saraph Dept. of Electrical Egieerig Idia Istitute of Techology Bombay Mumbai 476 suit,shaku,girishs@ee.iitb.ac.i

More information

A new Power MOSFET Generation designed for Synchronous Rectification

A new Power MOSFET Generation designed for Synchronous Rectification A New Power MOSFET Geeratio desiged for Sychroous Rectificatio A ew Power MOSFET Geeratio desiged for Sychroous Rectificatio Keywords R. Siemieiec, C. Mößlacher, O. Blak, M. Rösch, M. Frak, M. Hutzler

More information

ELEC 350 Electronics I Fall 2014

ELEC 350 Electronics I Fall 2014 ELEC 350 Electroics I Fall 04 Fial Exam Geeral Iformatio Rough breakdow of topic coverage: 0-5% JT fudametals ad regios of operatio 0-40% MOSFET fudametals biasig ad small-sigal modelig 0-5% iodes (p-juctio

More information

Space-saving edge-termination structures for vertical charge compensation devices

Space-saving edge-termination structures for vertical charge compensation devices Sacesavig edgetermiatio structures for vertical charge comesatio devices R. Siemieiec INFINEON TECHNOLOGIES AUSTRIA AG Siemesstr. 2 A9500 Villach, Austria ralf.siemieiec@ifieo.com htt://www.ifieo.com F.

More information

WAVE-BASED TRANSIENT ANALYSIS USING BLOCK NEWTON-JACOBI

WAVE-BASED TRANSIENT ANALYSIS USING BLOCK NEWTON-JACOBI WAVE-BASED TRANSIENT ANALYSIS USING BLOCK NEWTON-JACOBI Muhammad Kabir McGill Uiversity Departmet of Electrical ad Computer Egieerig Motreal, QC H3A 2A7 Email: muhammad.kabir@mail.mcgill.ca Carlos Christofferse

More information

Open Access Research on Pneumatic Servo Control for Double-Cylinder Collaborative Loading Based on Neural Network

Open Access Research on Pneumatic Servo Control for Double-Cylinder Collaborative Loading Based on Neural Network Sed Orders for Rerits to rerits@bethamsciece.ae 51 The Oe Electrical & Electroic Egieerig Joural, 014, 8, 51-51 Oe Access Research o Peumatic Servo Cotrol for Double-Cylider Collaborative Loadig Based

More information

A SELECTIVE POINTER FORWARDING STRATEGY FOR LOCATION TRACKING IN PERSONAL COMMUNICATION SYSTEMS

A SELECTIVE POINTER FORWARDING STRATEGY FOR LOCATION TRACKING IN PERSONAL COMMUNICATION SYSTEMS A SELETIVE POINTE FOWADING STATEGY FO LOATION TAKING IN PESONAL OUNIATION SYSTES Seo G. hag ad hae Y. Lee Departmet of Idustrial Egieerig, KAIST 373-, Kusug-Dog, Taejo, Korea, 305-70 cylee@heuristic.kaist.ac.kr

More information

An Advanced GPS Carrier Tracking Loop Based on Neural Networks Algorithm

An Advanced GPS Carrier Tracking Loop Based on Neural Networks Algorithm Iteratioal Joural of Egieerig ad Alied Scieces (IJEAS ISSN: 394-366, Volume-3, Issue-9, Setember 06 A Advaced GPS Carrier Tracig Loo Based o Neural Networs Algorithm Jichu She, Shuai Che, Chaghui Jiag,

More information

Outline. Motivation. Analog Functional Testing in Mixed-Signal Systems. Motivation and Background. Built-In Self-Test Architecture

Outline. Motivation. Analog Functional Testing in Mixed-Signal Systems. Motivation and Background. Built-In Self-Test Architecture Aalog Fuctioal Testig i Mixed-Sigal s Jie Qi Dept. of Electrical & Computer Egieerig Aubur Uiversity Co-Advisors: Charles Stroud ad Foster Dai Outlie Motivatio ad Backgroud Built-I Self-Test Architecture

More information

Int. J. Mobile Network Design and Innovation, Vol. 3, No. 2, Abdullah Konak

Int. J. Mobile Network Design and Innovation, Vol. 3, No. 2, Abdullah Konak It. J. Mobile Network Desig ad Iovatio, Vol. 3, No. 2, 2009 65 A krigig aroach to redictig coverage i wireless etworks Abdullah Koak Iformatio Scieces ad Techology, Pe State Berks, P.O. Box 7009, Tulehocke

More information

ISSN (Print) Research Article. *Corresponding author Oleksandr V. Lemeshko

ISSN (Print) Research Article. *Corresponding author Oleksandr V. Lemeshko Scholars Joural of Egieerig ad Techology (SJET) Sch. J. Eg. Tech., 06; 4(4):69-74 Scholars Academic ad Scietific Publisher (A Iteratioal Publisher for Academic ad Scietific Resources) www.sasublisher.com

More information

Optimal P/N Width Ratio Selection for Standard Cell Libraries

Optimal P/N Width Ratio Selection for Standard Cell Libraries Otimal P/N Width Ratio Selectio for Stadard Cell Libraries David S. Kug ad Ruchir Puri IBM T. J. Watso Research Ceter Yorktow Heights, NY 0598 ABSTRACT The effectiveess of logic sythesis to satisfy icreasigly

More information

Technical Explanation for Counters

Technical Explanation for Counters Techical Explaatio for ers CSM_er_TG_E Itroductio What Is a er? A er is a device that couts the umber of objects or the umber of operatios. It is called a er because it couts the umber of ON/OFF sigals

More information

Discrete Random Variables: Joint PMFs, Conditioning and Independence

Discrete Random Variables: Joint PMFs, Conditioning and Independence Discrete Radom Variables: Joit MFs Coditioig ad Ideedece Berli Che Deartmet of Comuter Sciece & Iformatio gieerig Natioal Taiwa Normal Uiversit Referece: - D.. Bertsekas J. N. Tsitsiklis Itroductio to

More information

Optical ASK and FSK Modulation By Using Quantum Well Transistor Lasers

Optical ASK and FSK Modulation By Using Quantum Well Transistor Lasers Iteratioal Joural of Optics ad Photoics (IJOP) Vol. 6, No., Summer-Fall 01 Optical ASK ad FSK Modulatio y Usig Quatum ell Trasistor Lasers A. Horri a ad R. Faez b a Youg Researchersa ad Elite Club, Arak

More information

A New Design of Log-Periodic Dipole Array (LPDA) Antenna

A New Design of Log-Periodic Dipole Array (LPDA) Antenna Joural of Commuicatio Egieerig, Vol., No., Ja.-Jue 0 67 A New Desig of Log-Periodic Dipole Array (LPDA) Atea Javad Ghalibafa, Seyed Mohammad Hashemi, ad Seyed Hassa Sedighy Departmet of Electrical Egieerig,

More information

Controller Design for Congestion Control: Some Comparative Studies

Controller Design for Congestion Control: Some Comparative Studies Cotroller Desig for Cogestio Cotrol: Some Comarative Studies Teresa Alvarez, Hector de las Heras, Javier eguera Abstract The cogestio cotrol roblem i data etworks is aalyzed here from the oit of view of

More information

Logarithms APPENDIX IV. 265 Appendix

Logarithms APPENDIX IV. 265 Appendix APPENDIX IV Logarithms Sometimes, a umerical expressio may ivolve multiplicatio, divisio or ratioal powers of large umbers. For such calculatios, logarithms are very useful. They help us i makig difficult

More information

Research Article New Topologies of Lossless Grounded Inductor Using OTRA

Research Article New Topologies of Lossless Grounded Inductor Using OTRA Joural of Electrical ad omuter Egieerig Volume 2, Article ID 753, 6 ages doi:.55/2/753 Research Article New Toologies of Lossless Grouded Iductor Usig OTRA Rajeshwari Padey, Neeta Padey, Sajal K. Paul,

More information

Compound Controller for DC Motor Servo System Based on Inner-Loop Extended State Observer

Compound Controller for DC Motor Servo System Based on Inner-Loop Extended State Observer BULGARIAN ACADEMY OF SCIENCES CYBERNETICS AND INFORMATION TECHNOLOGIES Volume 6, No 5 Special Issue o Applicatio of Advaced Computig ad Simulatio i Iformatio Systems Sofia 06 Prit ISSN: 3-970; Olie ISSN:

More information

Novel Low Voltage CMOS Current Controlled Floating Resistor Using Differential Pair

Novel Low Voltage CMOS Current Controlled Floating Resistor Using Differential Pair 48 S. A. TEKİN, H. ERCAN, M. ALÇI, NOVEL LOW VOLTAGE CMOS CURRENT CONTROLLED FLOATING RESISTOR Novel Low Voltage CMOS Curret Cotrolled Floatig Resistor Usig Differetial Pair Sezai Aler TEKİN, Hamdi ERCAN,

More information

High Speed, High Voltage, and Energy Efficient Static Induction Devices

High Speed, High Voltage, and Energy Efficient Static Induction Devices High eed, High Voltage, ad ergy fficiet tatic ductio evices Bogda M. Wilamowski eartmet of lectrical gieerig Uiversity of Wyomig Laramie, WY 8071, UA wilam@ieee.org Abstract everal devices from the static

More information

BANDWIDTH AND GAIN ENHANCEMENT OF MULTIBAND FRACTAL ANTENNA BASED ON THE SIERPINSKI CARPET GEOMETRY

BANDWIDTH AND GAIN ENHANCEMENT OF MULTIBAND FRACTAL ANTENNA BASED ON THE SIERPINSKI CARPET GEOMETRY ISSN: 2229-6948(ONLINE) DOI: 10.21917/ijct.2013.0095 ICTACT JOURNAL ON COMMUNICATION TECHNOLOGY, MARCH 2013, VOLUME: 04, ISSUE: 01 BANDWIDTH AND GAIN ENHANCEMENT OF MULTIBAND FRACTAL ANTENNA BASED ON THE

More information

A Fast-Processing Modulation Strategy for Three-Phase Four-Leg Neutral-Point- Clamped Inverter Based on the Circuit-Level Decoupling Concept

A Fast-Processing Modulation Strategy for Three-Phase Four-Leg Neutral-Point- Clamped Inverter Based on the Circuit-Level Decoupling Concept Dowloaded from orbit.dtu.dk o: Aug 22, 2018 A Fast-Processig Modulatio Strategy for Three-Phase Four-Leg Neutral-Poit- Clamed Iverter Based o the Circuit-Level Decoulig Cocet Ghoreishy, Hoda; Zhag, Zhe;

More information

-RESEARCH ARTICLE- The impact transconductance parameter and threshold voltage of MOSFET s in static characteristics of CMOS inverter

-RESEARCH ARTICLE- The impact transconductance parameter and threshold voltage of MOSFET s in static characteristics of CMOS inverter NEScieces, 2017, 2 (3): 135-148 -RESEARCH ARTICLE- The imact trascoductace arameter ad threshold voltage of MOSFET s i static characteristics of CMOS iverter Milaim Zabeli 1, Nebi Caa 1, Myzafere Limai

More information

Analysis and Optimization Design of Snubber Cricuit for Isolated DC-DC Converters in DC Power Grid

Analysis and Optimization Design of Snubber Cricuit for Isolated DC-DC Converters in DC Power Grid Aalysis ad Optimizatio Desig of Subber Cricuit for Isolated DC-DC Coverters i DC Power Grid Koji Orikawa Nagaoka Uiversity of Techology Nagaoka, Japa orikawa@st.agaokaut.ac.jp Ju-ichi Itoh Nagaoka Uiversity

More information

COMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS

COMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS COMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS Mariusz Ziółko, Przemysław Sypka ad Bartosz Ziółko Departmet of Electroics, AGH Uiversity of Sciece ad Techology, al. Mickiewicza 3, 3-59 Kraków, Polad,

More information

CHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER

CHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER 95 CHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER 5.1 GENERAL Ru-legth codig is a lossless image compressio techique, which produces modest compressio ratios. Oe way of icreasig the compressio ratio of a ru-legth

More information

Performance of a Two-Stage Actively Damped LC Filter for GaN/SiC Motor Inverters

Performance of a Two-Stage Actively Damped LC Filter for GaN/SiC Motor Inverters Performace of a Two-Stage Actively Damed LC Filter for GaN/SiC Motor Iverters Fraz Maisliger, Has Ertl ad Laura Silika Istitute of Eergy Systems ad Electrical Drives, TU Wie 10 Viea, Austria Email: fraz.maisliger@tuwie.ac.at

More information

Influence of Tunnel current on DC and Dynamic Properties of Si based Terahertz IMPATT source

Influence of Tunnel current on DC and Dynamic Properties of Si based Terahertz IMPATT source erahertz Sciece ad echology, ISSN 94-74 Vol.4, No., March 0 Ifluece of uel curret o DC ad Dyamic Proerties of Si based erahertz IMPA source Aritra Acharyya *, Moumita Mukherjee ad. P. Baerjee 3, 3 Istitute

More information

A study on traffic accident measures in municipal roads by using GIS

A study on traffic accident measures in municipal roads by using GIS icccbe 010 Nottigham Uiversity Press Proceedigs of the Iteratioal Coferece o Computig i Civil ad Buildig Egieerig W Tizai (Editor) A study o traffic accidet measures i muicipal roads by usig GIS Satoshi

More information

History and Advancement of the Family of Log Periodic Toothed Planer Microstrip Antenna

History and Advancement of the Family of Log Periodic Toothed Planer Microstrip Antenna Joural of Electromagetic Aalysis ad Applicatios, 2011, 3, 242-247 doi:10.4236/jemaa.2011.36039 Published Olie Jue 2011 (http://www.scirp.org/joural/jemaa) History ad Advacemet of the Family of Log Periodic

More information

Measurement of Equivalent Input Distortion AN 20

Measurement of Equivalent Input Distortion AN 20 Measuremet of Equivalet Iput Distortio AN 2 Applicatio Note to the R&D SYSTEM Traditioal measuremets of harmoic distortio performed o loudspeakers reveal ot oly the symptoms of the oliearities but also

More information

Selection of the basic parameters of the lens for the optic-electronic target recognition system

Selection of the basic parameters of the lens for the optic-electronic target recognition system Proceedigs of the 5th WSEAS It. Cof. o COMPUTATIONAL INTELLIGENCE, MAN-MACHINE SYSTEMS AND CYBERNETICS, Veice, Italy, November 0-, 006 317 Selectio of the basic parameters of the les for the optic-electroic

More information

A Wide-Beam Broadcasting Antenna Using a Curved Dipole on Reflector Plane

A Wide-Beam Broadcasting Antenna Using a Curved Dipole on Reflector Plane 1th WSEAS Iteratioal Coferece o COMMUNICATIONS, Heraklio, Greece, July 3-5, 8 A Wide-Beam Broadcastig Atea Usig a Curved Dipole o Reflector Plae RANGSAN WONGSAN School of Telecommuicatio Egieerig, Istitute

More information

1 Basics. a) Extended IGBT gate charge characteristic for gate control between V GG+ and V GGb) IGBT low-signal capacitances V GE [V] >V CE1 V CE2

1 Basics. a) Extended IGBT gate charge characteristic for gate control between V GG+ and V GGb) IGBT low-signal capacitances V GE [V] >V CE1 V CE2 V GE [V] V CE2 >V CE1 V GG+ 15 t 3 (V CE2 ) t 1 t 2 t 3 (V CE1 ) t 4 (V CE1 ) V CE1 V CE2 t 4 (V CE2 ) V GE(th) Q G- 0 Q G1 Q G2 250 Q G3 500 Q Gtot Q G [C] a) V GG- b) Figure 1.13 a) Exteded IGBT gate

More information

Computational Algorithm for Higher Order Legendre Polynomial and Gaussian Quadrature Method

Computational Algorithm for Higher Order Legendre Polynomial and Gaussian Quadrature Method Computatioal Algorithm for Higher Order Legre olyomial ad Gaussia Quadrature Method Asif M. Mughal, Xiu Ye ad Kamra Iqbal Dept. of Applied Sciece, Dept. of Mathematics ad Statistics, Dept. of Systems Egieerig

More information

CFAR DETECTION IN MIMO RADARS USING FUZZY FUSION RULES IN HOMOGENEOUS BACKGROUND

CFAR DETECTION IN MIMO RADARS USING FUZZY FUSION RULES IN HOMOGENEOUS BACKGROUND CFAR DETECTION IN MIMO RADARS USING FUZZY FUSION RULES IN HOMOGENEOUS BACKGROUND Faycal Khaldi 1 ad Faouzi Soltai 2 1,2 Départemet d électroique, Uiversité des Frères Metouri Costatie Costatie 25, Algeria

More information

Data Acquisition System for Electric Vehicle s Driving Motor Test Bench Based on VC++ *

Data Acquisition System for Electric Vehicle s Driving Motor Test Bench Based on VC++ * Available olie at www.sciecedirect.com Physics Procedia 33 (0 ) 75 73 0 Iteratioal Coferece o Medical Physics ad Biomedical Egieerig Data Acquisitio System for Electric Vehicle s Drivig Motor Test Bech

More information

Unit 5: Estimating with Confidence

Unit 5: Estimating with Confidence Uit 5: Estimatig with Cofidece Sectio 8.2 The Practice of Statistics, 4 th editio For AP* STARNES, YATES, MOORE Uit 5 Estimatig with Cofidece 8.1 8.2 8.3 Cofidece Itervals: The Basics Estimatig a Populatio

More information

LAB IX. LOW FREQUENCY CHARACTERISTICS OF JFETS

LAB IX. LOW FREQUENCY CHARACTERISTICS OF JFETS LAB X. LOW FREQUENCY CHARACTERSTCS OF JFETS 1. OBJECTVE n this lab, you will study the -V characteristics and small-signal model of Junction Field Effect Transistors (JFET).. OVERVEW n this lab, we will

More information

Introduction to CMOS. Dr. Lynn Fuller

Introduction to CMOS. Dr. Lynn Fuller MICROELECTRONIC ENINEERIN ROCHETER INTITUTE OF TECHNOLOY Itroductio to CMO Dr. Ly Fuller Webage: htt://eole.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041

More information

Importance Analysis of Urban Rail Transit Network Station Based on Passenger

Importance Analysis of Urban Rail Transit Network Station Based on Passenger Joural of Itelliget Learig Systems ad Applicatios, 201, 5, 22-26 Published Olie November 201 (http://www.scirp.org/joural/jilsa) http://dx.doi.org/10.426/jilsa.201.54027 Importace Aalysis of Urba Rail

More information

Performance Analysis of Channel Switching with Various Bandwidths in Cognitive Radio

Performance Analysis of Channel Switching with Various Bandwidths in Cognitive Radio Performace Aalysis of Chael Switchig with Various Badwidths i Cogitive Radio Po-Hao Chag, Keg-Fu Chag, Yu-Che Che, ad Li-Kai Ye Departmet of Electrical Egieerig, Natioal Dog Hwa Uiversity, 1,Sec.2, Da-Hsueh

More information

EXPERIMENT 6 CLOSED-LOOP TEMPERATURE CONTROL OF AN ELECTRICAL HEATER

EXPERIMENT 6 CLOSED-LOOP TEMPERATURE CONTROL OF AN ELECTRICAL HEATER YEDITEPE UNIVERSITY ENGINEERING & ARCHITECTURE FACULTY INDUSTRIAL ELECTRONICS LABORATORY EE 432 INDUSTRIAL ELECTRONICS EXPERIMENT 6 CLOSED-LOOP TEMPERATURE CONTROL OF AN ELECTRICAL HEATER Introduction:

More information

4.5 kv Bi-mode Gate Commutated Thyristor design with High Power Technology and shallow diode-anode

4.5 kv Bi-mode Gate Commutated Thyristor design with High Power Technology and shallow diode-anode 4.5 kv Bi-mode Gate Commutated Thyristor desig with High Power Techology ad shallow diode-aode Lohitis, N., Atoiou, M., Udrea, F., Vemulaati, U., Arold, M., Rahimo, M. ad Vobecky, J. Author ost-rit (acceted)

More information

1. How many possible ways are there to form five-letter words using only the letters A H? How many such words consist of five distinct letters?

1. How many possible ways are there to form five-letter words using only the letters A H? How many such words consist of five distinct letters? COMBINATORICS EXERCISES Stepha Wager 1. How may possible ways are there to form five-letter words usig oly the letters A H? How may such words cosist of five distict letters? 2. How may differet umber

More information

Sapana P. Dubey. (Department of applied mathematics,piet, Nagpur,India) I. INTRODUCTION

Sapana P. Dubey. (Department of applied mathematics,piet, Nagpur,India) I. INTRODUCTION IOSR Joural of Mathematics (IOSR-JM) www.iosrjourals.org COMPETITION IN COMMUNICATION NETWORK: A GAME WITH PENALTY Sapaa P. Dubey (Departmet of applied mathematics,piet, Nagpur,Idia) ABSTRACT : We are

More information

E X P E R I M E N T 13

E X P E R I M E N T 13 E X P E R I M E N T 13 Stadig Waves o a Strig Produced by the Physics Staff at Colli College Copyright Colli College Physics Departmet. All Rights Reserved. Uiversity Physics, Exp 13: Stadig Waves o a

More information

1. Introduction. universities.

1. Introduction. universities. Joural of Electrical Egieerig PHASOR MEASUREMENT UNIT BASED DATA ACQUISITION AND TRANSFER SYSTEM FOR THE SOLUTION OF THE ECONOMIC DISPATCH PROBLEM USING THE REAL TIME DIGITAL SIMULATOR Sethil Krishamurthy

More information

Analysis and Simulation Modeling of Programmable Circuits Using Digital Potentiometers

Analysis and Simulation Modeling of Programmable Circuits Using Digital Potentiometers Aalysis ad Simulatio Modelig of Programmable Circuits Usig Digital Potetiometers Ivailo M Padiev Abstract I this aer a object of aalysis ad simulatio modelig are the basic rogrammable circuits usig CMOS

More information

Indicator No mark Single preset Dual preset DIN W144 H72mm DIN W48 H96mm No mark DIN W72 H72mm (4 digit) (6 digit) Counter/Timer

Indicator No mark Single preset Dual preset DIN W144 H72mm DIN W48 H96mm No mark DIN W72 H72mm (4 digit) (6 digit) Counter/Timer FX/FX/FX Series DIN W7 7, W8 96, W 7mm er/timer Features 6 iput modes ad output modes ig speed: cps/cps/kcps/kcps Selectable voltage iput (PNP) or No voltage iput (NPN) dditio of Up/Dow iput mode Wide

More information

HVIC Technologies for IPM

HVIC Technologies for IPM HVIC Techologies for IPM JONISHI, Akihiro AKAHANE, Masashi YAMAJI, Masaharu ABSTRACT A high voltage itegrated (HVIC), which is a gate driver IC with a high breakdow voltage, is oe of the key devices required

More information

Symmetric implicit multiderivative numerical integrators for direct solution of fifth-order differential equations

Symmetric implicit multiderivative numerical integrators for direct solution of fifth-order differential equations Tammasat Iteratioal Joural of Sciece ad Tecology Vol.9, No., April-Jue 04 Symmetric implicit multiderivative umerical itegrators for direct solutio of fift-order differetial equatios S. J. Kayode* Departmet

More information

International Power, Electronics and Materials Engineering Conference (IPEMEC 2015)

International Power, Electronics and Materials Engineering Conference (IPEMEC 2015) Iteratioal Power, Electroics ad Materials Egieerig Coferece (IPEMEC 205) etwork Mode based o Multi-commuicatio Mechaism Fa Yibi, Liu Zhifeg, Zhag Sheg, Li Yig Departmet of Military Fiace, Military Ecoomy

More information

MEI Core 2. Logarithms and exponentials. Section 2: Modelling curves using logarithms. Modelling curves of the form y kx

MEI Core 2. Logarithms and exponentials. Section 2: Modelling curves using logarithms. Modelling curves of the form y kx MEI Core 2 Logarithms ad eoetials Sectio 2: Modellig curves usig logarithms Notes ad Eamles These otes cotai subsectios o: Modellig curves of the form y = k Modellig curves of the form y = ka Modellig

More information

Design of Optimal Hygrothermally Stable Laminates with Extension-Twist Coupling by Ant Colony Optimization

Design of Optimal Hygrothermally Stable Laminates with Extension-Twist Coupling by Ant Colony Optimization d Iteratioal Coferece o Egieerig Optimizatio September 6-9, 010, Lisbo, Portugal esig of Optimal Hygrothermally Stable Lamiates with Extesio-Twist Couplig by t Coloy Optimizatio ditya P. pte 1, Robert.

More information