Low-Voltage CMOS Current Feedback Operational Amplifier and Its Application

Size: px
Start display at page:

Download "Low-Voltage CMOS Current Feedback Operational Amplifier and Its Application"

Transcription

1 Low-oltage MS urrent Feedback perational Amplifier and Its Application Soliman A. Mahmoud, Ahmed H. Madian, and Ahmed M. Soliman A novel low-voltage MS current feedback operational amplifier (FA) is presented. This realization nearly allows rail-to-rail input/output operations. Also, it provides high driving current capabilities. The FA operates at supply voltages of ±.75 with a total standby current of 3 µa. The circuit exhibits a bandwidth better than MHz and a current drive capability of ± ma. An application of the FA to realize a new all-pass filter is given. PSpice simulation results using.5 µm MS technology parameters for the proposed FA and its application are given. Keywords: urrent feedback op-amp, low-voltage, variable gain amplifier, all-pass filter. I. Introduction In recent years, great interest has been devoted to the analysis and design of current feedback op-amp and current-conveyor integrated circuits []-[], mainly because these circuits exhibit better performance, particularly higher speed and better bandwidth, than classic voltage-mode operational amplifiers (A). The current feedback operational amplifier (FA) close-loop bandwidth is independent of its close-loop gain (provided that the feedback resistance is kept constant and much higher than the FA inverting input resistance) [7] unlike A-based circuits, which are limited by a constant gain-bandwidth product. The FA, shown in symbolic form in Fig. (a), is a four-port network which has a describing matrix of the following form: I I = I I. () Manuscript received July, 6; revised Nov. 9, 6. Soliman A. Mahmoud (phone: , amahmoud@frcu.eun.eg) is with Electrical Engineering Department, German University, airo, Egypt. Ahmed H. Madian ( ahmed_madian@hotmail.com) and Ahmed M. Soliman ( asoliman@ieee.org) are with Electronics and ommunications Department, airo University, airo, Egypt. riginally, FAs were implemented using only bipolar process technology. This technology is intrinsically well suited to process signals in the form of currents giving the high bipolar junction transistor (BJT) transconductance. More recently, several MS realizations for the FA have been reported in the literature []-[7], [9]-[]. The FA has always been seen as an extension of the second generation current conveyor (II); therefore, the design approach was to cascade a II+ with a voltage follower to realize the complete circuit []. The obtained bandwidth was always a degraded version of the II+ bandwidth. Several MS FA implementations have been presented to provide offset Soliman A. Mahmoud et al. ETI Journal, olume 9, Number, April 7

2 in- in+ r in- I ( ) I z out transistors (M, M ) and (M, M 3 ) produce a positive voltage shift for the input voltage applied on transistors M and M 3. All transistors are operating in the saturation region; the control voltage applied to transistor gates M and M controls the shifting value as r in+ r in+ (a) i ( ) = +, () DD in+ in- r in- II+ Fig.. (a) urrent feedback op-amp symbol and (b) FA block diagram []. (b) compensation [], high current drive capability [6], [7], and suitability for high frequency applications compensation [5]. The low-power/low-voltage issue, which is increasingly important in very large scale integrated (LSI) circuits, was partially addressed in []. In this paper, a novel MS current-feedback operational amplifier is presented. The FA is capable of operating under a minimum supply voltage ( Tp + Tn + DS,sat ) and with reduced power dissipation. The new circuit includes a class AB output stage exhibiting high current drive capability and good power conversion efficiency. A rail-to-rail input and output voltage operation is also nearly achieved. This paper is organized as follows. In section II, the circuit description and MS realization of the proposed FA are illustrated. In section III, PSpice simulations of the proposed FA using MS.5 µm technology are also given. In section I, an application of the FA to realize a new all-pass filter structure is given. In section, conclusions are drawn. II. Proposed MS urrent Feedback p-amp As stated in the introduction, the FA could be realized by the II which is cascaded with a voltage follower [], as shown in Fig. (b). The MS realization of the proposed FA, which offers both low-voltage and high drive capability will be described. The MS realization of the proposed FA shown in Fig. consists of two matched parallel connected n-differential pairs, (M, M ) and (M 3, M ); two matched biasing current source transistors, (M 5, M 6 ); a cascoded current mirror formed of matched transistors, (M 7, M, M 9 ); and two pairs of matched source follower transistors, (M, M ) and (M, M 3 ). Transistors M 5 and M 6 carry equal bias currents ( ), while c + r out out i ( ) = +, (3) where i and i are the output voltages from the source followers, is the high input impedance voltage, and is the low input impedance terminal. The circuit regions of operation can be explained as follows: and voltages are closed to the negative supply voltage SS (SS, < Tn+ SS), so the current source transistor M 5 and, hence, the differential pair M 3 and M are cut-off. Therefore, the small and large signal behaviour of the whole circuit results only from the contribution of the differential pair M and M, biased with current source transistor M 6. In the middle range ( Tn + SS, < + Tn DD ), both input pairs (M, M ) and (M 3, M ) are active and the small and large signal behaviour of the whole circuit results from the contribution of both differential pairs. Finally, when, are very close to the positive supply voltage DD (+ Tn DD, DD), the current sources of the shifters M and M are cut-off. Therefore, the small and large signal behaviour of the whole circuit contribution results only from the differential pair M 3 and M, biased with current source transistor M 5. This ensures a rail-to-rail operation. It is apparent that this structure does not provide a constant transconductance over the variations of the input voltages and. A feed forward section could be added to guarantee a constant transconductance over the variations of the input voltages and ; however, this is not a real drawback so long as the loop gain is sufficiently high. Indeed, variations of the open-loop parameter were greatly reduced by feedback action. The structure of the FA input stage (voltage follower) requires the terminal to have low input impedance, so a suitable buffer circuit should be used to fulfill this condition and to provide a rail-to-rail swing capability. Transistors (M - M ) fulfill the required buffering action with a rail-to-rail swing capability, as shown in Fig.. Transistors M and M 5 form the push-pull output stage at the terminal. Transistors M 6 and M 7 are level-shifting transistors, providing proper biasing for transistor M 5. This push-pull action of transistors M and M 5 reduces the power dissipation. To prevent crossover distortion, both transistors M and M 5 must be N when no current is withdrawn from DD ETI Journal, olume 9, Number, April 7 Soliman A. Mahmoud et al. 3

3 DD M 7 M M M 9 M 3 B3 M 9 M M M 9 B3 M 3 M 3 M 3 sh sh M 6 M M sh M 36 M 3 sh i M M i i M 3 M i M M 3 M M 3 M 33 M 5 M 6 M 35 I SB M 5 M M 39 B M M 7 M 37 B M 5 M 6 M M 7 SS Fig.. MS realization of the proposed FA. the terminal (standby mode), this current should be small and controllable. This is achieved by using a suitable gate voltage of M, which sets the voltage level shift between the gates of M and M 5. The standby power consumption of the overall circuit for dual power supply is given by = (I + I + I I ). () PSB DD SB B Bsh + B The last term in the above equation is the current passing through the level shift transistors (M 6, M 7 ). This current can be kept small by choosing a small aspect ratio for transistors (M 6, M 7 ). The class AB output stage enables the circuit to derive the heavy resistive and capacitive load with low standby power dissipation and no slewing. It is worth mentioning that smaller miller compensation capacitors can be connected between the gate and drain of transistors M and M to ensure good transient response under all loads. Transistors M 7 and M force the current in transistors M and M 3 to be equal to the current in transistors M and M ; therefore, I M + I M3 = I M + I M. (5) From the above equation, the matched differential pair transistors carry equal currents; therefore, =. (6) The current follower stage, as shown in Fig., is made up of transistors (M, M ). It conveys the terminal current into the terminal current; therefore, I = I. (7) Finally, a suitable buffer must be available between the and terminals. It is similar to the buffer between the and terminals and consists of transistors M 3 to M 39 ; therefore, =. () It is worth mentioning that, the proposed FA input stage is a dual circuit. This means that when the input stage which is formed of transistors M to M 6 changes to PMS, the current source formed from transistors M 7 to M 9 and the biasing circuits M to M will be NMS and vice versa. For small-signal analysis, when both differential stages are properly working, the open-loop gain T(s) is given by g T(s) = g + (r //r ) ds ds g (rds //rds ) ( r //r //r ) g ( r //r ). ds 7 m m ds ds3 m ds m(or m ) ds5 + g m3(or m ) In the above equations, g mi and r dsi are the transconductance and the drain to source resistance of the i-th transistor where i is the transistor number. As a result for the feedback, as shown in Fig., the voltage gain between the terminals and becomes (9) (s) Av(s) = =. () (s) + T(s) Soliman A. Mahmoud et al. ETI Journal, olume 9, Number, April 7

4 For high values of T(s), Av(s) tends towards. The FA input resistance at the terminal and the output resistance at the terminal is approximately given by (rds//rds5) rin = rout. () T() The FA output resistance at terminal is simply obtained as r = r //r. () ds ds If higher output resistances are needed, cascoded topologies can be used to increase this value and to improve the linearity performance. The FA dc open-loop gain can be given as T() = r in r + r out. (3) Derivative of the output voltage 6 k in k to k out D(v(7)) D(v(5)) D(v()) D(v(3)) Fig.. Derivatives of the output voltage of the proposed FA for different gains. Gain= in (m) III. Simulation esults The performance of the proposed FA circuit was verified by performing PSpice simulations with supply voltages ±.75 using.5 µm TSM MS technology parameters and transistor aspect ratios given in Table. Figure 3 shows the output voltage swing of the proposed FA when used to utput voltage swing (m) Table. Transistor aspect ratios. Transistor W (µm) L (µm) M -M, M 3, M, M 6, M 7.5 M 5, M 6, M 5, M M -M 3, M 3-M M 7 - M 9, M 9 - M M, M, M, M M 6, M 7, M 36, M 37 M 9, M 5, M, M, M k in k to k out Gain = v(7) v(5) v() v(3) in (m) Fig. 3. FA-based variable gain amplifier output voltage. Derivative of the terminal offset voltage 6 terminal offset voltage v xoff (m) off d(v(6)) v(6) l (µa) Fig. 5. terminal offset voltage and its derivative versus terminal input current I. realize an amplifier with different gains. The input voltage was applied at the non-inverting input terminal voltage, the output voltage obtained at the terminal. The inverting input is terminated with kω, while the terminal is terminated with resistance values of kω, kω, kω, and kω. The total standby power dissipation is.56 mw. Figure gives the derivative of the output voltage of the proposed FA versus the input voltage for different gains. Figure 5 shows the variation of the offset voltage across the terminal versus the variation in the input current applied across the terminal (I ) when is equal to zero. The terminal input resistance is less than 36 Ω and the offset voltage is less than m. Figure 6 shows the terminal output current swing versus terminal input current I. Figure 7 shows the magnitude response of the FA when it is used to realize a variable gain amplifier, where in is the A-varying signal with magnitude and the inverting terminal is terminated with a kω and the terminal is terminated with a variable resistance with values of kω, kω, kω, and kω. The FA shows a constant bandwidth ETI Journal, olume 9, Number, April 7 Soliman A. Mahmoud et al. 5

5 Table. Performance comparison between FA introduced in [5], [6], and the proposed FA. Parameters FA [5] FA [6] Proposed FA MS technology (TSM).5 µm. µm.5 µm Power supply ( DD, SS) (.5, -.5 ) (.5, -.5 ) (.75, -.75 ) Total power dissipation.5 mw N.A..56 mw Input voltage dynamic range N.A. -. to to.65 terminal offset voltage while and are grounded N.A. < m < m urrent driving capability N.A. - µa, µa - ma, + ma Ω < Ω < 36 Ω FA bandwidth MHz 6 MHz MHz * N.A.= not available..5 terminal output current (ma) I E out Input/output refereed noise (µ) I(r) I x (ma) Fig. 6. terminal output current swing versus the terminal input current I. Magnitude response (db) Gain= k in k to k out -3.k k k.m M M M vdb(7) vdb(5) vdb() vdb(3) Frequency (Hz) Fig. 7. Magnitude response of the FA-based variable gain amplifier..k k k.m M M M (inoise) (onoise) Frequency (Hz) Fig.. Input and output referred noise spectral densities. for different gains. The FA has a 3 db bandwidth of MHz and a phase margin of 6. The input and output referred noise spectral densities shown in Fig. are less than.5 µ/ Hz. The power supply rejection-ratio (PS) from the positive supply to the output is db, and from the negative supply to the output is 9 db. Table gives a performance comparison between the FA introduced in [5], [6] and the FA proposed in this paper. I. Application: New FA-Based All-Pass Filter The proposed FA is used to realize a new second-order all-pass filter structure which is shown in Fig. 9. The filter consists of three cascading blocks: a weighted differential voltage integrator, a weighted differential voltage adder integrator, and a weighted differential voltage adder amplifier. By cascading the differential voltage adder integrator (N-) times, an N-order all-pass filter can be realized. By direct analysis, the following transfer function is obtained: 6 Soliman A. Mahmoud et al. ETI Journal, olume 9, Number, April 7

6 in 3 out open-loop bandwidth and reduce the voltage-transfer error. The FA block is suitable for low-voltage, low-power applications and is characterized by low voltage-transfer errors and highoutput driving current capability. An application example realizing the proposed second-order all-pass filter was given. Table gives a summary of the simulation results and a favorable comparison between the proposed FA and the FA which was introduced in [5] and [6]. Fig. 9. Proposed FA-based grounded- second-order all-pass filter. out in = ( ) 3 s s s + s ( ) + ( ) + ( ) ( ) () From (), the ω o, Q, and D gain H of the filter are given by ω ( ) o =, Q =, H ( ). 3 =. (5) Figure shows the ideal and simulated magnitude and phase responses of the second order all-pass filter given in Fig. 7, where = kω, = kω, 3 = kω, and = =.5 nf.. onclusion A new MS FA was presented, analyzed, and simulated. This FA has been demonstrated to improve the input stage Phase response (degree) Magnitude response () Ideal phase response Simulated magnitude response Ideal magnitude respnose -. vp() vp() vp() v() -.5.k 3.k k 3k k 3k.M 3.M M 3M Frequency (Hz) Fig.. Ideal and simulated magnitude and phase responses of the second-order all-pass filter based on the proposed- FA. Simulated phase response eferences []. Toumazu and J. Mahattanakul, A Theoretical Study of the Stability of High-Frequency urrent Feedback p-amp Integrators, IEEE Trans. ircuit Syst. I, vol. 3, 996, pp. -. [] S.A. Mahmoud and A.M. Soliman, Novel MS- Balanced- Input Balanced-utput Filter Using the urrent Feedback perational Amplifier, Int. J. Electron., vol., 99, pp [3] A.M. Soliman, Applications of the urrent Feedback perational Amplifier, Analog Integrated ircuits Signal Processing, vol., 996, pp [] A. Assi, M. Sawan, and J. hu, An ffset ompensated and High-Gain MS urrent Feedback p-amp, IEEE Trans. ircuits and Syst. I, vol. 5, no., Jan. 99, pp [5] A.M. Ismail and A.M. Soliman, Novel MS urrent Feedback p-amp ealization Suitable for High Frequency Applications, IEEE Trans. ircuit Syst. I, vol. 7,, pp [6] S.A. Mahmoud, H.. Elwan, and A.M. Soliman, Low oltage ail to ail MS urrent Feedback perational Amplifier and Its Applications for Analog LSI, Anal. Int. ircuits Signal Processing, vol. 5,, pp [7]. Mita, G. Palumbo, and S. Pennisi, Low-oltage High-Drive MS urrent Feedback p-amp, IEEE Trans. ircuit Syst.-II, vol. 5, 5, pp [] S.A. Mahmoud and A.M. Soliman, New MS- Biquad Filter Using the urrent Feedback perational Amplifier, IEEE Trans. ircuit Syst.-I, vol. 6, Dec. 999, pp [9] J. Bayard and M. Ayachi, TA- and FA-Based L Sinusoidal scillators Analysis of the Magnitude Stabilization Phenomenon, IEEE Trans. ircuit Syst.-I, vol. 9, Aug., pp [] B.J. Maundy, I.G. Finvers, and P. Aronhime, Alternative ealizations of MS urrent-feedback Amplifiers for Low- oltage Applications, Anal. Int. ircuits Signal Processing, vol. 3, Dec., pp [] K. Manetakis and. Toumazou, urrent-feedback p Amp Suitable for MS LSI Technology, Elect. Let., vol. 3, no., June 996, pp [] J. Bales, A Low-Power, High-Speed, urrent-feedback p Amp with a Novel lass AB High urrent utput Stage, IEEE J. ETI Journal, olume 9, Number, April 7 Soliman A. Mahmoud et al. 7

7 Solid State ircuit, vol. 3, no. 9, Sep. 997, pp [3] E. Bruun, A Dual urrent Feedback p Amp in MS urrent onveyor, Electron. Lett., vol. 3, 99, pp [] A.M. Soliman, Generation of urrent onveyor-based All-Pass Filters from p-amp-based ircuits, IEEE Trans. ircuit Syst.- II, vol., Apr. 997, pp Soliman A. Mahmoud was born in airo, Egypt, in 97. He received the BSc degree with honors in 99, the MSc degree in 996, and the PhD degree in 999, all from the Electronics and ommunications Department, airo University, Egypt. He is currently an Associate Professor at the Electrical Engineering Department, Fayoum University, Egypt. He is currently also a isiting Associate Professor at the Electrical and Electronics Engineering Department, German University, airo, Egypt. In 5, He was awarded the Science Prize in Advanced Engineering Technology from the Academy of Scientific esearch and Technology. His research and teaching interests are in circuit theory, fully-integrated analog filters, high-frequency transconductance amplifiers, low-voltage analog MS circuit design, current-mode analog signal processing, and mixed analog/digital programmable analog blocks. Ahmed H. Madian was born in Jeddah, Saudi Arabia, in 975. He received the BSc degree with honors and the MSc degree from the Electronics and ommunications Department, airo University, Egypt, in 997 and, respectively. He is currently a esearch Assistant in the Electronics Engineering Department, Micro-Electronics Design enter, Egyptian Atomic Energy Authority, airo, Egypt. His research interests are in circuit theory, low-voltage analog MS circuit design, current-mode analog signal processing, and mixed/digital applications on filed programmable gate arrays. Ahmed M. Soliman was born in airo, Egypt, on November, 93. He received the BSc degree with honors from airo University, airo, Egypt, in 96, the MS and PhD degrees from the University of Pittsburgh, Pittsburgh, PA, USA, in 967 and 97, respectively, all in electrical engineering. He is currently a Professor at the Electronics and ommunications Engineering Department, airo University, Egypt. From September 997- September 3, Dr. Soliman served as a Professor and the hairman of the Electronics and ommunications Engineering Department, airo University, Egypt. From 95 to 97, Dr. Soliman served as a Professor and the hairman of the Electrical Engineering Department, United Arab Emirates University, and from 97 to 99, he was the Associate Dean of Engineering at the same University. He has held visiting academic appointments at San Francisco State University, Florida Atlantic University, and the American University in airo. He was a isiting Scholar at Bochum University, Germany (Summer 95), and with the Technical University of Wien, Austria (Summer 97). In November 5, Dr. Soliman gave a Lecture at Nanyang Technological University, Singapore. Dr. Soliman was also invited to visit Taiwan and gave Lectures at hung uan hristian University and National entral University of Taiwan. In 977, Dr. Soliman was decorated with the First lass Science Medal, from the President of Egypt, for his services to the fields of engineering and engineering education. Soliman A. Mahmoud et al. ETI Journal, olume 9, Number, April 7

New Four-Quadrant CMOS Current-Mode and Voltage-Mode Multipliers

New Four-Quadrant CMOS Current-Mode and Voltage-Mode Multipliers Analog Integrated Circuits and Signal Processing, 45, 295 307, 2005 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands. New Four-Quadrant CMOS Current-Mode and Voltage-Mode

More information

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA) Circuits and Systems, 2013, 4, 11-15 http://dx.doi.org/10.4236/cs.2013.41003 Published Online January 2013 (http://www.scirp.org/journal/cs) A New Design Technique of CMOS Current Feed Back Operational

More information

SOLIMAN A. MAHMOUD Department of Electrical Engineering, Faculty of Engineering, Cairo University, Fayoum, Egypt

SOLIMAN A. MAHMOUD Department of Electrical Engineering, Faculty of Engineering, Cairo University, Fayoum, Egypt Journal of Circuits, Systems, and Computers Vol. 14, No. 4 (2005) 667 684 c World Scientific Publishing Company DIGITALLY CONTROLLED CMOS BALANCED OUTPUT TRANSCONDUCTOR AND APPLICATION TO VARIABLE GAIN

More information

DESIGN AND SIMULATION OF CURRENT FEEDBACK OPERATIONAL AMPLIFIER IN 180nm AND 90nm CMOS PROCESSES

DESIGN AND SIMULATION OF CURRENT FEEDBACK OPERATIONAL AMPLIFIER IN 180nm AND 90nm CMOS PROCESSES ISSN: 95-1680 (ONINE) ICTACT JOURNA ON MICROEECTRONICS, JUY 017, VOUME: 0, ISSUE: 0 DOI: 10.1917/ijme.017.0069 DESIGN AND SIMUATION OF CURRENT FEEDBACK OPERATIONA AMPIFIER IN 180nm AND 90nm CMOS PROCESSES

More information

Advanced Operational Amplifiers

Advanced Operational Amplifiers IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage

More information

Novel CCII-based Field Programmable Analog Array and its Application to a Sixth-Order Butterworth LPF

Novel CCII-based Field Programmable Analog Array and its Application to a Sixth-Order Butterworth LPF 440 S. A. MAHMOUD, E. A. SOLIMAN, NOVEL CCII-ASED FIELD PROGRAMALE ANALOG ARRA. Novel CCII-based Field Programmable Analog Array and its Application to a Sixth-Order utterworth LPF Soliman MAHMOUD 1,2,

More information

Configurable Analog Block based on CFOA and its Application

Configurable Analog Block based on CFOA and its Application WSEAS TRANSACTINS on ELECTRNICS Configurable Analog Block based on CFA and its Application Ahmed H. MADIAN Engineering Dept., NCRRT, Egyptian Atomic Energy Authority Egypt Soliman A. MAHMUD Electrical

More information

Analysis of CMOS Second Generation Current Conveyors

Analysis of CMOS Second Generation Current Conveyors Analysis of CMOS Second Generation Current Conveyors Mrugesh K. Gajjar, PG Student, Gujarat Technology University, Electronics and communication department, LCIT, Bhandu Mehsana, Gujarat, India Nilesh

More information

Design of Rail-to-Rail Op-Amp in 90nm Technology

Design of Rail-to-Rail Op-Amp in 90nm Technology IJSTE - International Journal of Science Technology & Engineering Volume 1 Issue 2 August 2014 ISSN(online) : 2349-784X Design of Rail-to-Rail Op-Amp in 90nm Technology P R Pournima M.Tech Electronics

More information

Design of High-Speed Op-Amps for Signal Processing

Design of High-Speed Op-Amps for Signal Processing Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS

More information

Chapter 12 Opertational Amplifier Circuits

Chapter 12 Opertational Amplifier Circuits 1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.

More information

Class-AB Low-Voltage CMOS Unity-Gain Buffers

Class-AB Low-Voltage CMOS Unity-Gain Buffers Class-AB Low-Voltage CMOS Unity-Gain Buffers Mariano Jimenez, Antonio Torralba, Ramón G. Carvajal and J. Ramírez-Angulo Abstract Class-AB circuits, which are able to deal with currents several orders of

More information

ISSN Page 32. Figure 1.1: Black box representation of the basic current conveyor.

ISSN Page 32. Figure 1.1: Black box representation of the basic current conveyor. DESIGN OF CURRENT CONVEYOR USING OPERATIONAL AMPLIFIER Nidhi 1, Narender kumar 2 1 M.tech scholar, 2 Assistant Professor, Deptt. of ECE BRCMCET, Bahal 1 nidhibajaj44@g mail.com Abstract-- The paper focuses

More information

Design and Simulation of Low Voltage Operational Amplifier

Design and Simulation of Low Voltage Operational Amplifier Design and Simulation of Low Voltage Operational Amplifier Zach Nelson Department of Electrical Engineering, University of Nevada, Las Vegas 4505 S Maryland Pkwy, Las Vegas, NV 89154 United States of America

More information

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation Maryam Borhani, Farhad Razaghian Abstract A design for a rail-to-rail input and output operational amplifier is introduced.

More information

Linear IC s and applications

Linear IC s and applications Questions and Solutions PART-A Unit-1 INTRODUCTION TO OP-AMPS 1. Explain data acquisition system Jan13 DATA ACQUISITION SYSYTEM BLOCK DIAGRAM: Input stage Intermediate stage Level shifting stage Output

More information

DVCC Based Current Mode and Voltage Mode PID Controller

DVCC Based Current Mode and Voltage Mode PID Controller DVCC Based Current Mode and Voltage Mode PID Controller Mohd.Shahbaz Alam Assistant Professor, Department of ECE, ABES Engineering College, Ghaziabad, India ABSTRACT: The demand of electronic circuit with

More information

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption IEEE Transactions on circuits and systems- Vol 59 No:3 March 2012 Abstract A class AB audio amplifier is used to drive

More information

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits

More information

Design of a low voltage,low drop-out (LDO) voltage cmos regulator

Design of a low voltage,low drop-out (LDO) voltage cmos regulator Design of a low,low drop-out (LDO) cmos regulator Chaithra T S Ashwini Abstract- In this paper a low, low drop-out (LDO) regulator design procedure is proposed and implemented using 0.25 micron CMOS process.

More information

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1 Low power OTA 1 Two-Stage, Miller Op Amp Operating in Weak Inversion Low frequency response: gm1 gm6 Av 0 g g g g A v 0 ds2 ds4 ds6 ds7 I D m, ds D nvt g g I n GB and SR: GB 1 1 n 1 2 4 6 6 7 g 2 2 m1

More information

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10 Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar

More information

A New Low Voltage Low Power Fully Differential Current Buffer and Its Application as a Voltage Amplifier

A New Low Voltage Low Power Fully Differential Current Buffer and Its Application as a Voltage Amplifier A New Low Voltage Low Power Fully Differential Current Buffer and Its Application as a Voltage Amplifier L. Safari and S. J. Azhari Abstract In this paper a novel low voltage low power fully differential

More information

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage EEE 523 Advanced Analog Integrated Circuits Project Report Fuding Ge You are an engineer who is assigned the project to design

More information

Low-Voltage Low-Power Switched-Current Circuits and Systems

Low-Voltage Low-Power Switched-Current Circuits and Systems Low-Voltage Low-Power Switched-Current Circuits and Systems Nianxiong Tan and Sven Eriksson Dept. of Electrical Engineering Linköping University S-581 83 Linköping, Sweden Abstract This paper presents

More information

Design of High Gain Low Voltage CMOS Comparator

Design of High Gain Low Voltage CMOS Comparator Design of High Gain Low Voltage CMOS Comparator Shahid Khan 1 1 Rustomjee Academy for Global Careers Abstract: Comparators used in most of the analog circuits like analog to digital converters, switching

More information

G m /I D based Three stage Operational Amplifier Design

G m /I D based Three stage Operational Amplifier Design G m /I D based Three stage Operational Amplifier Design Rishabh Shukla SVNIT, Surat shuklarishabh31081988@gmail.com Abstract A nested Gm-C compensated three stage Operational Amplifier is reviewed using

More information

IN RECENT years, low-dropout linear regulators (LDOs) are

IN RECENT years, low-dropout linear regulators (LDOs) are IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 9, SEPTEMBER 2005 563 Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators

More information

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs International Journal of Research in Engineering and Innovation Vol-1, Issue-6 (2017), 60-64 International Journal of Research in Engineering and Innovation (IJREI) journal home page: http://www.ijrei.com

More information

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology Swetha Velicheti, Y. Sandhyarani, P.Praveen kumar, B.Umamaheshrao Assistant Professor, Dept. of ECE, SSCE, Srikakulam, A.P.,

More information

ALow Voltage Wide-Input-Range Bulk-Input CMOS OTA

ALow Voltage Wide-Input-Range Bulk-Input CMOS OTA Analog Integrated Circuits and Signal Processing, 43, 127 136, 2005 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands. ALow Voltage Wide-Input-Range Bulk-Input CMOS OTA IVAN

More information

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended

More information

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications Prema Kumar. G Shravan Kudikala Casest, School Of Physics Casest, School Of Physics University Of Hyderabad

More information

Operational Amplifier with Two-Stage Gain-Boost

Operational Amplifier with Two-Stage Gain-Boost Proceedings of the 6th WSEAS International Conference on Simulation, Modelling and Optimization, Lisbon, Portugal, September 22-24, 2006 482 Operational Amplifier with Two-Stage Gain-Boost FRANZ SCHLÖGL

More information

A new class AB folded-cascode operational amplifier

A new class AB folded-cascode operational amplifier A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir

More information

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

d. Can you find intrinsic gain more easily by examining the equation for current? Explain. EECS140 Final Spring 2017 Name SID 1. [8] In a vacuum tube, the plate (or anode) current is a function of the plate voltage (output) and the grid voltage (input). I P = k(v P + µv G ) 3/2 where µ is a

More information

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview

More information

DESIGN HIGH SPEED, LOW NOISE, LOW POWER TWO STAGE CMOS OPERATIONAL AMPLIFIER. Himanshu Shekhar* 1, Amit Rajput 1

DESIGN HIGH SPEED, LOW NOISE, LOW POWER TWO STAGE CMOS OPERATIONAL AMPLIFIER. Himanshu Shekhar* 1, Amit Rajput 1 ISSN 2277-2685 IJESR/June 2014/ Vol-4/Issue-6/319-323 Himanshu Shekhar et al./ International Journal of Engineering & Science Research DESIGN HIGH SPEED, LOW NOISE, LOW POWER TWO STAGE CMOS OPERATIONAL

More information

Design of Low Voltage Low Power CMOS OP-AMP

Design of Low Voltage Low Power CMOS OP-AMP RESEARCH ARTICLE OPEN ACCESS Design of Low Voltage Low Power CMOS OP-AMP Shahid Khan, Prof. Sampath kumar V. Electronics & Communication department, JSSATE ABSTRACT Operational amplifiers are an integral

More information

A NEW CMOS DESIGN AND ANALYSIS OF CURRENT CONVEYOR SECOND GENERATION (CCII)

A NEW CMOS DESIGN AND ANALYSIS OF CURRENT CONVEYOR SECOND GENERATION (CCII) A NEW CMOS DESIGN AND ANALSIS OF CUENT CONVEO SECOND GENEATION () MAHMOUD AHMED SHAKTOU 1, FATHI OMA ABUBIG 2, AlAA OUSEF OKASHA 3 1 Elmergib University, Faculty of Science, Department of Physics. 2 Al-

More information

Experiment 1: Amplifier Characterization Spring 2019

Experiment 1: Amplifier Characterization Spring 2019 Experiment 1: Amplifier Characterization Spring 2019 Objective: The objective of this experiment is to develop methods for characterizing key properties of operational amplifiers Note: We will be using

More information

Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design

Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design RESEARCH ARTICLE OPEN ACCESS Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design Ankush S. Patharkar*, Dr. Shirish M. Deshmukh** *(Department of Electronics and Telecommunication,

More information

Analog Integrated Circuit Design Exercise 1

Analog Integrated Circuit Design Exercise 1 Analog Integrated Circuit Design Exercise 1 Integrated Electronic Systems Lab Prof. Dr.-Ing. Klaus Hofmann M.Sc. Katrin Hirmer, M.Sc. Sreekesh Lakshminarayanan Status: 21.10.2015 Pre-Assignments The lecture

More information

Design and Analysis of Two-Stage Op-Amp in 0.25µm CMOS Technology

Design and Analysis of Two-Stage Op-Amp in 0.25µm CMOS Technology Design and Analysis of Two-Stage Op-Amp in 0.25µm CMOS Technology 1 SagarChetani 1, JagveerVerma 2 Department of Electronics and Tele-communication Engineering, Choukasey Engineering College, Bilaspur

More information

CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application

CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application Author Mohd-Yasin, Faisal, Yap, M., I Reaz, M. Published 2006 Conference Title 5th WSEAS Int. Conference on

More information

PART. Maxim Integrated Products 1

PART. Maxim Integrated Products 1 - + 9-; Rev ; / Low-Cost, High-Slew-Rate, Rail-to-Rail I/O Op Amps in SC7 General Description The MAX9/MAX9/MAX9 single/dual/quad, low-cost CMOS op amps feature Rail-to-Rail input and output capability

More information

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852 IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY Design and Performance analysis of Low power CMOS Op-Amp Anand Kumar Singh *1, Anuradha 2, Dr. Vijay Nath 3 *1,2 Department of

More information

A CMOS Low-Voltage, High-Gain Op-Amp

A CMOS Low-Voltage, High-Gain Op-Amp A CMOS Low-Voltage, High-Gain Op-Amp G N Lu and G Sou LEAM, Université Pierre et Marie Curie Case 203, 4 place Jussieu, 75252 Paris Cedex 05, France Telephone: (33 1) 44 27 75 11 Fax: (33 1) 44 27 48 37

More information

TWO AND ONE STAGES OTA

TWO AND ONE STAGES OTA TWO AND ONE STAGES OTA F. Maloberti Department of Electronics Integrated Microsystem Group University of Pavia, 7100 Pavia, Italy franco@ele.unipv.it tel. +39-38-50505; fax. +39-038-505677 474 EE Department

More information

Design and Simulation of Low Dropout Regulator

Design and Simulation of Low Dropout Regulator Design and Simulation of Low Dropout Regulator Chaitra S Kumar 1, K Sujatha 2 1 MTech Student, Department of Electronics, BMSCE, Bangalore, India 2 Assistant Professor, Department of Electronics, BMSCE,

More information

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1 OTA-output buffer 1 According to the types of loads, the driving capability of the output stages differs. For switched capacitor circuits which have high impedance capacitive loads, class A output stage

More information

Linear electronic. Lecture No. 1

Linear electronic. Lecture No. 1 1 Lecture No. 1 2 3 4 5 Lecture No. 2 6 7 8 9 10 11 Lecture No. 3 12 13 14 Lecture No. 4 Example: find Frequency response analysis for the circuit shown in figure below. Where R S =4kR B1 =8kR B2 =4k R

More information

CLASS AB amplifiers have a wide range of applications in

CLASS AB amplifiers have a wide range of applications in IEEE TRANSATIONS ON IRUITS AND SYSTEMS II: EXPRESS BRIEFS onverting a Three- Pseudo-lass AB Amplifier to a True lass AB Amplifier Punith R. Surkanti, Student Member, IEEE and Paul M. Furth, Senior Member,

More information

A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier. Strong inversion operation stops a proposed compact 3V power-efficient

A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier. Strong inversion operation stops a proposed compact 3V power-efficient A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier Abstract Strong inversion operation stops a proposed compact 3V power-efficient rail-to-rail Op-Amp from a lower total supply voltage.

More information

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence

More information

ISSN:

ISSN: 468 Modeling and Design of a CMOS Low Drop-out (LDO) Voltage Regulator PRIYADARSHINI JAINAPUR 1, CHIRAG SHARMA 2 1 Department of E&CE, Nitte Meenakshi Institute of Technology, Yelahanka, Bangalore-560064,

More information

Atypical op amp consists of a differential input stage,

Atypical op amp consists of a differential input stage, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 Low-Voltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar Sánchez-Sinencio Abstract This paper presents

More information

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology Ch. Anandini 1, Ram Kumar 2, F. A. Talukdar 3 1,2,3 Department of Electronics & Communication Engineering,

More information

AN increasing number of video and communication applications

AN increasing number of video and communication applications 1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary

More information

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage Sadeque Reza Khan Department of Electronic and Communication Engineering, National

More information

LM146/LM346 Programmable Quad Operational Amplifiers

LM146/LM346 Programmable Quad Operational Amplifiers LM146/LM346 Programmable Quad Operational Amplifiers General Description The LM146 series of quad op amps consists of four independent, high gain, internally compensated, low power, programmable amplifiers.

More information

PURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.

PURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook. EE4902 Lab 9 CMOS OP-AMP PURPOSE: The purpose of this lab is to measure the closed-loop performance of an op-amp designed from individual MOSFETs. This op-amp, shown in Fig. 9-1, combines all of the major

More information

Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique

Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique ISSN: 2278 1323 Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique 1 Abhishek Singh, 2 Sunil Kumar Shah, 3 Pankaj Sahu 1 abhi16.2007@gmail.com,

More information

Low-voltage high dynamic range CMOS exponential function generator

Low-voltage high dynamic range CMOS exponential function generator Applied mathematics in Engineering, Management and Technology 3() 015:50-56 Low-voltage high dynamic range CMOS exponential function generator Behzad Ghanavati Department of Electrical Engineering, College

More information

Performance Enhanced Op- Amp for 65nm CMOS Technologies and Below

Performance Enhanced Op- Amp for 65nm CMOS Technologies and Below Aldo Pena Perez and F. Maloberti, Performance Enhanced Op- Amp for 65nm CMOS Technologies and Below, IEEE Proceeding of the International Symposium on Circuits and Systems, pp. 21 24, May 212. 2xx IEEE.

More information

Cascode Bulk Driven Operational Amplifier with Improved Gain

Cascode Bulk Driven Operational Amplifier with Improved Gain Cascode Bulk Driven Operational Amplifier with Improved Gain A.V.D. Sai Priyanka 1, S. Subba Rao 2 P.G. Student, Department of Electronics and Communication Engineering, VR Siddhartha Engineering College,

More information

A High-Driving Class-AB Buffer Amplifier with a New Pseudo Source Follower

A High-Driving Class-AB Buffer Amplifier with a New Pseudo Source Follower A High-Driving Class-AB Buffer Amplifier with a New Pseudo Source Follower Chih-Wen Lu, Yen-Chih Shen and Meng-Lieh Sheu Abstract A high-driving class-ab buffer amplifier, which consists of a high-gain

More information

EE301 Electronics I , Fall

EE301 Electronics I , Fall EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials

More information

Infrared Communications Lab

Infrared Communications Lab Infrared Communications Lab This lab assignment assumes that the student knows about: Ohm s Law oltage, Current and Resistance Operational Amplifiers (See Appendix I) The first part of the lab is to develop

More information

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M. Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.Nagabhushan #2 #1 M.Tech student, Dept. of ECE. M.S.R.I.T, Bangalore, INDIA #2 Asst.

More information

Current Controlled Current Conveyor (CCCII) and Application using 65nm CMOS Technology

Current Controlled Current Conveyor (CCCII) and Application using 65nm CMOS Technology Current Controlled Current Conveyor (CCCII) and Application using 65nm CMOS Technology Zia Abbas, Giuseppe Scotti and Mauro Olivieri Abstract Current mode circuits like current conveyors are getting significant

More information

A CMOS 5 th Elliptic Gm-C Filter Using a New Fully Differential Transconductor

A CMOS 5 th Elliptic Gm-C Filter Using a New Fully Differential Transconductor , pp.5-26 http://dx.doi.org/0.4257/ijca.203.6.6.2 A CMOS 5 th Elliptic Gm-C Filter Using a New Fully Differential Transconductor Junho Bang, Jeho Song, Inho Ryu and Sunghaeng Jo IT Applied System Engineering,

More information

NOWADAYS, multistage amplifiers are growing in demand

NOWADAYS, multistage amplifiers are growing in demand 1690 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 51, NO. 9, SEPTEMBER 2004 Advances in Active-Feedback Frequency Compensation With Power Optimization and Transient Improvement Hoi

More information

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

Design and Analysis of High Gain Differential Amplifier Using Various Topologies Design and Analysis of High Gain Amplifier Using Various Topologies SAMARLA.SHILPA 1, J SRILATHA 2 1Assistant Professor, Dept of Electronics and Communication Engineering, NNRG, Ghatkesar, Hyderabad, India.

More information

MC34085BP HIGH PERFORMANCE JFET INPUT OPERATIONAL AMPLIFIERS

MC34085BP HIGH PERFORMANCE JFET INPUT OPERATIONAL AMPLIFIERS These devices are a new generation of high speed JFET input monolithic operational amplifiers. Innovative design concepts along with JFET technology provide wide gain bandwidth product and high slew rate.

More information

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 93 CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 4.1 INTRODUCTION Ultra Wide Band (UWB) system is capable of transmitting data over a wide spectrum of frequency bands with low power and high data

More information

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers ECEN 474/704 Lab 7: Operational Transconductance Amplifiers Objective Design, simulate and layout an operational transconductance amplifier. Introduction The operational transconductance amplifier (OTA)

More information

Code: 9A Answer any FIVE questions All questions carry equal marks *****

Code: 9A Answer any FIVE questions All questions carry equal marks ***** II B. Tech II Semester (R09) Regular & Supplementary Examinations, April/May 2012 ELECTRONIC CIRCUIT ANALYSIS (Common to EIE, E. Con. E & ECE) Time: 3 hours Max Marks: 70 Answer any FIVE questions All

More information

Operational Amplifiers

Operational Amplifiers Operational Amplifiers Table of contents 1. Design 1.1. The Differential Amplifier 1.2. Level Shifter 1.3. Power Amplifier 2. Characteristics 3. The Opamp without NFB 4. Linear Amplifiers 4.1. The Non-Inverting

More information

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II) Analysis and Design of Analog Integrated Circuits Lecture 20 Advanced Opamp Topologies (Part II) Michael H. Perrott April 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Outline of Lecture

More information

Introduction to Analog Interfacing. ECE/CS 5780/6780: Embedded System Design. Various Op Amps. Ideal Op Amps

Introduction to Analog Interfacing. ECE/CS 5780/6780: Embedded System Design. Various Op Amps. Ideal Op Amps Introduction to Analog Interfacing ECE/CS 5780/6780: Embedded System Design Scott R. Little Lecture 19: Operational Amplifiers Most embedded systems include components that measure and/or control real-world

More information

PIN CONFIGURATIONS FEATURES APPLICATION ORDERING INFORMATION. FE, N Packages

PIN CONFIGURATIONS FEATURES APPLICATION ORDERING INFORMATION. FE, N Packages DESCRIPTION The are monolithic sample-and-hold circuits which utilize high-voltage ion-implant JFET technology to obtain ultra-high DC accuracy with fast acquisition of signal and low droop rate. Operating

More information

Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching

Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching RESEARCH ARTICLE OPEN ACCESS Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching Annu Saini, Prity Yadav (M.Tech. Student, Department

More information

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point. Exam 3 Name: Score /65 Question 1 Unless stated otherwise, each question below is 1 point. 1. An engineer designs a class-ab amplifier to deliver 2 W (sinusoidal) signal power to an resistive load. Ignoring

More information

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 20, Number 4, 2017, 301 312 A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset

More information

DUAL ULTRA MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER

DUAL ULTRA MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER ADVANCED LINEAR DEVICES, INC. ALD276A/ALD276B ALD276 DUAL ULTRA MICROPOWER RAILTORAIL CMOS OPERATIONAL AMPLIFIER GENERAL DESCRIPTION The ALD276 is a dual monolithic CMOS micropower high slewrate operational

More information

Simran Singh Student, School Of ICT Gautam Buddha University Greater Noida

Simran Singh Student, School Of ICT Gautam Buddha University Greater Noida An Ultra Low-Voltage CMOS Self-Biased OTA Simran Singh Student, School Of ICT Gautam Buddha University Greater Noida simransinghh386@gmail.com Priyanka Goyal Faculty Associate, School Of ICT Gautam Buddha

More information

Solid State Devices & Circuits. 18. Advanced Techniques

Solid State Devices & Circuits. 18. Advanced Techniques ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular

More information

Design of High Gain Two stage Op-Amp using 90nm Technology

Design of High Gain Two stage Op-Amp using 90nm Technology Design of High Gain Two stage Op-Amp using 90nm Technology Shaik Aqeel 1, P. Krishna Deva 2, C. Mahesh Babu 3 and R.Ganesh 4 1 CVR College of Engineering/UG Student, Hyderabad, India 2 CVR College of Engineering/UG

More information

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 03, 2016 ISSN (online):

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 03, 2016 ISSN (online): IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 03, 2016 ISSN (online): 2321-0613 Design and Analysis of Wide Swing Folded-Cascode OTA using 180nm Technology Priyanka

More information

Topology Selection: Input

Topology Selection: Input Project #2: Design of an Operational Amplifier By: Adrian Ildefonso Nedeljko Karaulac I have neither given nor received any unauthorized assistance on this project. Process: Baker s 50nm CAD Tool: Cadence

More information

Low Power High Speed Differential Current Comparator

Low Power High Speed Differential Current Comparator Low Power High Speed Differential Current Comparator Indrani Roy, Suman Biswas, B. S. Patro 2 M.Tech (VLSI & ES) Student, School of Electronics, KIIT University, Bhubaneswar, India Ph.D Scholar, School

More information

Final Exam. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth of the amplifier.

Final Exam. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth of the amplifier. Final Exam Name: Score /100 Question 1 Short Takes 1 point each unless noted otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth

More information

Fast Buffer LH0033 / LH0033C. CALOGIC LLC, 237 Whitney Place, Fremont, California 94539, Telephone: , FAX:

Fast Buffer LH0033 / LH0033C. CALOGIC LLC, 237 Whitney Place, Fremont, California 94539, Telephone: , FAX: Fast Buffer / C FEATURES Slew rate............................... V/µs Wide range single or dual supply operation Bandwidth.............................. MHz High output drive............... ±V with Ω

More information

ECEN 474/704 Lab 6: Differential Pairs

ECEN 474/704 Lab 6: Differential Pairs ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers

More information

NOVEMBER 29, 2017 COURSE PROJECT: CMOS TRANSIMPEDANCE AMPLIFIER ECG 720 ADVANCED ANALOG IC DESIGN ERIC MONAHAN

NOVEMBER 29, 2017 COURSE PROJECT: CMOS TRANSIMPEDANCE AMPLIFIER ECG 720 ADVANCED ANALOG IC DESIGN ERIC MONAHAN NOVEMBER 29, 2017 COURSE PROJECT: CMOS TRANSIMPEDANCE AMPLIFIER ECG 720 ADVANCED ANALOG IC DESIGN ERIC MONAHAN 1.Introduction: CMOS Transimpedance Amplifier Avalanche photodiodes (APDs) are highly sensitive,

More information

CHARACTERIZATION OF OP-AMP

CHARACTERIZATION OF OP-AMP EXPERIMENT 4 CHARACTERIZATION OF OP-AMP OBJECTIVES 1. To sketch and briefly explain an operational amplifier circuit symbol and identify all terminals. 2. To list the amplifier stages in a typical op-amp

More information

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2 ISSN 2277-2685 IJESR/October 2014/ Vol-4/Issue-10/682-687 Thota Keerthi et al./ International Journal of Engineering & Science Research DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN

More information

Operational Amplifiers

Operational Amplifiers CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input

More information

SALLEN-KEY FILTERS USING OPERATIONAL TRANSCONDUCTANCE AMPLIFIER

SALLEN-KEY FILTERS USING OPERATIONAL TRANSCONDUCTANCE AMPLIFIER International Journal of Electronics and Communication Engineering and Technology (IJECET) Volume 8, Issue 3, May-June 2017, pp. 52 58, Article ID: IJECET_08_03_006 Available online at http://www.iaeme.com/ijecet/issues.asp?jtypeijecet&vtype8&itype3

More information