EE 462: Laboratory Assignment 5 Biasing N- channel MOSFET Transistor

Size: px
Start display at page:

Download "EE 462: Laboratory Assignment 5 Biasing N- channel MOSFET Transistor"

Transcription

1 EE 46: Laboratory Assignment 5 Biasing N channel MOFET Transistor by r. A.V. adun and r... onohue (/1/07 Udated ring 008 by tehen Maloney eartment of Elecical and Comuter Engineering University of entucky Lexington, Y nsuctional Objectives Analyze the metal oxide semiconductor (MO field effect ansistor (FET (MOFET using a C load line esign a circuit to set a C oerating oint for a MOFET Measure the oerating oints in a C biased FET circuit Become more familiar with rogramming in LabVEW (ee Horenstein 5., 7.3.1, and Background Transistors are nonlinear devices; however, over certain oerating regions they can be aroximated with linear models. To ensure a ansistor oerates in its linear region, a C level is added to its inut signal. The design of this C level is referred to as biasing the ansistor. The C current and voltage values are referred to as the ansistor s C oerating oint (or its bias oint (or its quiescent oint. Once a ansistor is biased in a linear region, small changes for the inut currents and voltages around the bias oint will cause the oututs to change in a linearly roortional manner (aroximately. t is assumed that the variation of the ansistor's currents and voltages are small enough such that they do not move the system into nonlinear oeration regions (iode region or cutoff. The simlest common source MOFET amlifier biasing scheme is shown in Fig. 1. ince only the C oerating oint is of interest right now, the time varying art of the inut signal is omitted. The actual signal would be an AC signal added to the V (Gate to Ground C signal. The ansfer characteristic (outut as a function of the inut for this circuit can be derived. Aly VL in Fig. 1 to obtain: Vout =, (1 V then using a relationshi between and the gate voltage V when the MOFET is in the saturated (forward active region, Eq. (1 becomes: ( Vout = V V V where = (Horrenstein uses and ice uses. (

2 and V is the threshold voltage between the cutoff and iode oeration region. G G V out V V Fig. 1 Basic common source amlifier biasing. The oerating oints of V and V out are the C or quiescent values at the inut and outut, resectively. deally, for a certain value of V, V out should always result in a corresonding value that does not change. However this relationshi will change due to temerature variations or manufacturing variability. Unfortunately the MOFET's ansconductance arameter cannot be conolled well during manufacturing. n addition, also varies with temerature. ome ansistor s can vary by more than a factor of 3. Note that is not directly secified in the data sheet but rather the ansconductance g m is secified. The relationshi between the MOFET s ansconductance g m and will be addressed in future labs. ince varies significantly, a circuit biased correctly for one ansistor may not be biased correctly for another ansistor, even for one with the same manufacture and art number. Therefore, a more robust biasing scheme than the one shown in Fig. 1 is needed, such that the MOFET's quiescent oerating oint is less sensitive to changes in. nsensitivity of the MOFET's quiescent oerating oint can be achieved by adding a resistor into the source branch of the circuit as shown in the Fig.. An analysis of this new circuit, similar to before, results in the following equations: V = V (3 G = ( V V = ( V V G = (4 ( V V ( V V Note that Eq. (4 can be maniulated into a quadratic for drain current = 0 (5

3 G G V V V out Fig. Basic common source amlifier with reduced sensitivity. Notice in Eq. (5 that when goes to zero (multily through by go to zero, Eq. (5 simlifies to: and take limit as = (6 G which is the same relationshi for the circuit in Fig. 1. (Why should this be exected? One the other hand, if the is large (relative to, then Eq. (5 can be aroximated by: (7 = 0 Notice that in Eq. (5, only aeared in one term, whose effect was minimized (relative to the other terms by a large value. The quadratic in Eq. (7 is a erfect square and can be rewritten as: = 0 or = (8 Thus if is large, is ractically indeendent of as desired. The general solution for valid for any is: = ( V V ( V V ( V V 1 1 (9 From Eq. (9, the aroximation of Eq. (8 can also be obtained by letting s get large (limit as s aroaches infinity.

4 The circuit of Fig. is still not most efficient because it requires two C ower sulies: one for V and another for V. The circuit in Fig. 3 remedies this. The Thévenin equivalent for the circuit consisting of V, 1, and in Fig. 3 gives the biasing circuit in Fig. where V = V th and G = th. With these Thévenin equivalents substituted into the circuit, the circuit is identical to the circuit in Fig. with the excetion that the bias voltage V is now deendent on V. The V voltage is now conolled by the roer choice of 1 and. This eliminates the need for a searate ower suly to conol V. The gate current into the MOFET is zero so the gate voltage is thus determined by only V and the 1 and voltage divider. 1 G V V out Fig. 3 Basic common source amlifier biasing with reduced sensitivity and emloying a single C voltage. The C Oerating oint of this circuit is stable for two rimary reasons: The gate voltage is determined only by the voltage divider 1 and, since insignificant current flows into the ansistor gate, and is therefore indeendent of the ansistor arameters (esecially. The source resistor stabilizes the C oerating oint through negative feedback. f increases for any reason, such as temerature change, the subsequent rise in source current increases the voltage dro across, thereby increasing V and thus decreasing V G (since the gate voltage V is constant. The decrease in V G will counteract the attemted increase in (.. PreLaboratory Exercise The MOFET you will be using in the lab is the ZVN3306A with a (in PCE secified at A / V (it can be as small as a third of this value and the nominal value of the threshold voltage is V = 1.8. But you have already estimated these values in Lab. Therefore use the values you estimated for comuting the circuit arameters in

5 the relab exercises. You are to use = 1000 Ω, = 470 Ω, and V = 1 V. Note that you must use Matlab to solve some of the relab roblems. etting Transistor Quiescent Point 1. erive the equation for the C load line for the MOFET circuit in Fig. 3 (with 1, and the source resistor used for added circuit stability by relating the current to the variables V, V,, and (irchhoff s voltage law. Be sure to sketch the circuit and the vs. V grah, which should contain sketched curves and a sketch of the load line, with end oints labeled symbolically (no numbers are required on the sketch or in the equation derived above. For an examle of these kind of curves see Figure 6.9 on age 33 in Horenstein.. etermine the quiescent oerating oint Q and V Q such that it is at the midoint of the C load line (to enhance the likelihood of a symmeical outut voltage swing. etermine voltage dros over and at this design oint. 3. Write a rogram in Matlab to lot the C load line suerimosed with the characteristic curves ( versus V of the Nchannel MOFET for an arbiary value of V G. Use mfiles from lab lecture to hel with this art. Modify your rogram to determine a value of V G iteratively, so the intersection of the characteristic curve and load line is close to the desired oerating oint. Hand in a rintout of the rogram (with comments, a lot of the load line and characteristic curve at the determined V G value, and indicate the value of V G (you can include this value in the title of the grah or simly handwrite it on the lot with clear indication of what it is. 4. Plot the drain characteristic curves measured in Lab with the load line. oes this grah suggest a similar value of V G as in the revious roblem? (You will have to use a rough estimation based on an interolation between the measured aces to determine what V G results in a ace close to your desire quiescent oint. iscuss the similarities or differences in the number you obtained. ecide which is more accurate. 5. For the quiescent drainsource voltages and current comuted in the revious roblems, use Eq. (6 to comute the gate to source voltage (V G at the designed quiescent oerating oint, and use Eq. (8 to comute the gatetoground voltage (V (same as voltage across. Comare and comment on this value of V G relative to the value you found by iteration in revious roblems. 6. etermine the ratio between 1 and that will result in the V value of the last roblem and maintain this oerating oint. n addition, determine actual values for 1 and that will also result in 1 = Q /100. Effects of Variations 7. Use the quiescent V comuted in the revious roblem to comute the resulting oerating oint ( Q and V Q for the cases when is 1/ and 1/3 its design value (using Eq. (9. PCE imulation 8. Create a PCE model for the circuit in Fig. 3 with the values given above and your comuted 1 and. Use the MOFET ZVN3306A model and change the and V values to values estimated in Lab. Perform a PCE oerating oint analysis to

6 determine the voltage from the drain to the ground and the drain current. Then use PCE oerating oint analysis to determine the drain source voltage (V Q and the drain current ( Q when has been decreased to 1/ and 1/3 of its design value. V. Laboratory Exercise 1. Measure quiescent oints: Consuct the MOFET common source amlifier (Fig. 3 using the Prelab values for 1,,, and V. Measure the circuit's quiescent oerating oint by measuring V Q, the exact value of and the voltage across or in order to calculate Q. Measure the quiescent oerating oint using the multimeter on the C settings. (iscussion: Comare these values with those redicted in the relab exercises. Observe effect of increasing ower suly voltage: ncrease V to 15 V and measure the circuit s quiescent oerating oint as in the revious rocedure. (iscussion: How did the quiescent oerating oint change and how did the circuit s load line change? s this what you would have exected? id the circuit's quiescent oerating oint stay at the midoint of the load line? Exlain.

EE 462: Laboratory Assignment 6 Biasing of Transistors: N- channel MOSFET

EE 462: Laboratory Assignment 6 Biasing of Transistors: N- channel MOSFET EE 46: Laboratory Assignment 6 Biasing of Transistors: N channel MOFET by r. A.V. adun and r... onohue (10//03 eartment of Elecical and Comuter Engineering University of entucky Lexington, Y 40506 Laboratory

More information

LAB IX. LOW FREQUENCY CHARACTERISTICS OF JFETS

LAB IX. LOW FREQUENCY CHARACTERISTICS OF JFETS LAB X. LOW FREQUENCY CHARACTERSTCS OF JFETS 1. OBJECTVE n this lab, you will study the -V characteristics and small-signal model of Junction Field Effect Transistors (JFET).. OVERVEW n this lab, we will

More information

There are two basic types of FET s: The junction field effect transistor or JFET the metal oxide FET or MOSFET.

There are two basic types of FET s: The junction field effect transistor or JFET the metal oxide FET or MOSFET. Page 61 Field Effect Transistors The Fieldeffect transistor (FET) We know that the biolar junction transistor or BJT is a current controlled device. The FET or field effect transistor is a voltage controlled

More information

EXPERIMENT 6 CLOSED-LOOP TEMPERATURE CONTROL OF AN ELECTRICAL HEATER

EXPERIMENT 6 CLOSED-LOOP TEMPERATURE CONTROL OF AN ELECTRICAL HEATER YEDITEPE UNIVERSITY ENGINEERING & ARCHITECTURE FACULTY INDUSTRIAL ELECTRONICS LABORATORY EE 432 INDUSTRIAL ELECTRONICS EXPERIMENT 6 CLOSED-LOOP TEMPERATURE CONTROL OF AN ELECTRICAL HEATER Introduction:

More information

Lab 4: The transformer

Lab 4: The transformer ab 4: The transformer EEC 305 July 8 05 Read this lab before your lab eriod and answer the questions marked as relaboratory. You must show your re-laboratory answers to the TA rior to starting the lab.

More information

University of Twente

University of Twente University of Twente Faculty of Electrical Engineering, Mathematics & Comuter Science Design of an audio ower amlifier with a notch in the outut imedance Remco Twelkemeijer MSc. Thesis May 008 Suervisors:

More information

Theoretical question Q5 Calculation based questions Q3and Q14. Norlaili Mohd Noh 2010/2011 2

Theoretical question Q5 Calculation based questions Q3and Q14. Norlaili Mohd Noh 2010/2011 2 CLA 11 JFET TUTORAL 7 Need not do: Theoretical question Q5 Calculation based questions Q3and Q14. 2 JUNCTON FEL EFFECT TRANTOR (JFET) 2 Tyes: 1. n-channel JFET The current carriers in an n-channel JFET

More information

JUNCTION FIELD EFFECT TRANSISTOR (JFET)

JUNCTION FIELD EFFECT TRANSISTOR (JFET) CLA 23 JFET JUNCTON FEL EFFECT TRANTOR (JFET) 2 Tyes: 1. n-channel JFET The current carriers in an n-channel JFET are the electrons. 2. -channel JFET The current carriers in a -channel JFET are the holes.

More information

Analysis of Electronic Circuits with the Signal Flow Graph Method

Analysis of Electronic Circuits with the Signal Flow Graph Method Circuits and Systems, 207, 8, 26-274 htt://www.scir.org/journal/cs ISSN Online: 253-293 ISSN Print: 253-285 Analysis of Electronic Circuits with the Signal Flow Grah Method Feim Ridvan Rasim, Sebastian

More information

ELECTRICAL TECHNOLOGY EET 103/4

ELECTRICAL TECHNOLOGY EET 103/4 ELECTRICAL TECHNOLOGY EET 103/4 Define and analyze the rincile of transformer, its arameters and structure. Describe and analyze Ideal transformer, equivalent circuit, and hasor diagram Calculate and justify

More information

(11) Bipolar Op-Amp. Op-Amp Circuits:

(11) Bipolar Op-Amp. Op-Amp Circuits: (11) O-Am Circuits: Biolar O-Am Learning Outcome Able to: Describe and analyze the dc and ac characteristics of the classic 741 biolar o-am circuit. eference: Neamen, Chater 13 11.0) 741 O-Am 11.1) Circuit

More information

Real Analog - Circuits 1 Chapter 1: Lab Projects

Real Analog - Circuits 1 Chapter 1: Lab Projects Real Analog - Circuits 1 Chapter 1: Lab Projects 1.2.2: Dependent Sources and MOSFETs Overview: In this lab assignment, a qualitative discussion of dependent sources is presented in the context of MOSFETs

More information

Is 1 a Square Modulo p? Is 2?

Is 1 a Square Modulo p? Is 2? Chater 21 Is 1 a Square Modulo? Is 2? In the revious chater we took various rimes and looked at the a s that were quadratic residues and the a s that were nonresidues. For examle, we made a table of squares

More information

LABORATORY #3 QUARTZ CRYSTAL OSCILLATOR DESIGN

LABORATORY #3 QUARTZ CRYSTAL OSCILLATOR DESIGN LABORATORY #3 QUARTZ CRYSTAL OSCILLATOR DESIGN OBJECTIVES 1. To design and DC bias the JFET transistor oscillator for a 9.545 MHz sinusoidal signal. 2. To simulate JFET transistor oscillator using MicroCap

More information

Lecture 14. Field Effect Transistor (FET) Sunday 26/11/2017 FET 1-1

Lecture 14. Field Effect Transistor (FET) Sunday 26/11/2017 FET 1-1 Lecture 14 Field Effect Transistor (FET) Sunday 26/11/2017 FET 1-1 Outline Introduction to FET transistors Types of FET Transistors Junction Field Effect Transistor (JFET) Characteristics Construction

More information

Laboratory #9 MOSFET Biasing and Current Mirror

Laboratory #9 MOSFET Biasing and Current Mirror Laboratory #9 MOSFET Biasing and Current Mirror. Objectives 1. Review the MOSFET characteristics and transfer function. 2. Understand the relationship between the bias, the input signal and the output

More information

Servo Mechanism Technique based Anti-Reset Windup PI Controller for Pressure Process Station

Servo Mechanism Technique based Anti-Reset Windup PI Controller for Pressure Process Station Indian Journal of Science and Technology, Vol 9(11), DOI: 10.17485/ijst/2016/v9i11/89298, March 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Servo Mechanism Technique based Anti-Reset Windu

More information

Lecture 27: MOSFET Circuits at DC.

Lecture 27: MOSFET Circuits at DC. Whites, EE 30 Lecture 7 Page 1 of 8 Lecture 7: MOSFET Circuits at C. We will illustrate the C analysis of MOSFET circuits through a number of examples in this lecture. Example N7.1 (similar to text Example

More information

CHAPTER 5 INTERNAL MODEL CONTROL STRATEGY. The Internal Model Control (IMC) based approach for PID controller

CHAPTER 5 INTERNAL MODEL CONTROL STRATEGY. The Internal Model Control (IMC) based approach for PID controller CHAPTER 5 INTERNAL MODEL CONTROL STRATEGY 5. INTRODUCTION The Internal Model Control (IMC) based aroach for PID controller design can be used to control alications in industries. It is because, for ractical

More information

Analysis of Mean Access Delay in Variable-Window CSMA

Analysis of Mean Access Delay in Variable-Window CSMA Sensors 007, 7, 3535-3559 sensors ISSN 44-80 007 by MDPI www.mdi.org/sensors Full Research Paer Analysis of Mean Access Delay in Variable-Window CSMA Marek Miśkowicz AGH University of Science and Technology,

More information

A new family of highly linear CMOS transconductors based on the current tail differential pair

A new family of highly linear CMOS transconductors based on the current tail differential pair MEJ 552 Microelectronics Journal Microelectronics Journal 30 (1999) 753 767 A new family of highly linear CMOS transconductors based on the current tail differential air A.M. Ismail, S.K. ElMeteny, A.M.

More information

Experiment 5 Single-Stage MOS Amplifiers

Experiment 5 Single-Stage MOS Amplifiers Experiment 5 Single-Stage MOS Amplifiers B. Cagdaser, H. Chong, R. Lu, and R. T. Howe UC Berkeley EE 105 Fall 2005 1 Objective This is the first lab dealing with the use of transistors in amplifiers. We

More information

EE 210 Lab Exercise #5: OP-AMPS I

EE 210 Lab Exercise #5: OP-AMPS I EE 210 Lab Exercise #5: OP-AMPS I ITEMS REQUIRED EE210 crate, DMM, EE210 parts kit, T-connector, 50Ω terminator, Breadboard Lab report due at the ASSIGNMENT beginning of the next lab period Data and results

More information

Lecture 17. Field Effect Transistor (FET) FET 1-1

Lecture 17. Field Effect Transistor (FET) FET 1-1 Lecture 17 Field Effect Transistor (FET) FET 1-1 Outline ntroduction to FET transistors Comparison with BJT transistors FET Types Construction and Operation of FET Characteristics Of FET Examples FET 1-2

More information

ELEC 2210 EXPERIMENT 8 MOSFETs

ELEC 2210 EXPERIMENT 8 MOSFETs ELEC 10 EXPERIMENT 8 MOSFETs Objectives: The experiments in this laboratory exercise will provide an introduction to the MOSFET. You will use the Bit Bucket breadboarding system to build and test several

More information

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs) CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs) INTRODUCTION - FETs are voltage controlled devices as opposed to BJT which are current controlled. - There are two types of FETs. o Junction FET (JFET) o Metal

More information

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering EXPERIMENT 8 MOSFET AMPLIFIER CONFIGURATIONS AND INPUT/OUTPUT IMPEDANCE OBJECTIVES The purpose of this experiment

More information

Switching threshold. Switch delay model. Input pattern effects on delay

Switching threshold. Switch delay model. Input pattern effects on delay Switching threshold Low Power VLSI System Design Lecture 8 & 9: Transistor Sizing and Low Power Memory Design Prof. R. Iris ahar October & 4, 017 Define V M to be the oint where V in = V out (both PMOS

More information

Lecture 13. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1

Lecture 13. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1 Lecture 13 Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1 Outline Continue MOSFET Qualitative Operation epletion-type MOSFET Characteristics Biasing Circuits and Examples Enhancement-type

More information

EE351 Laboratory Exercise 4 Field Effect Transistors

EE351 Laboratory Exercise 4 Field Effect Transistors Oct. 28, 2007, rev. July 26, 2009 Introduction The purpose of this laboratory exercise is for students to gain experience making measurements on Junction (JFET) to confirm mathematical models and to gain

More information

Chapter 8. Field Effect Transistor

Chapter 8. Field Effect Transistor Chapter 8. Field Effect Transistor Field Effect Transistor: The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There

More information

Chapter 8: Field Effect Transistors

Chapter 8: Field Effect Transistors Chapter 8: Field Effect Transistors Transistors are different from the basic electronic elements in that they have three terminals. Consequently, we need more parameters to describe their behavior than

More information

Postprocessed time-delay interferometry for LISA

Postprocessed time-delay interferometry for LISA PHYSICAL REVIEW D, VOLUME 70, 081101(R) Postrocessed time-delay interferometry for LISA D. A. Shaddock,* B. Ware, R. E. Sero, and M. Vallisneri Jet Proulsion Laboratory, California Institute of Technology,

More information

Modeling of power autotransformer

Modeling of power autotransformer Modeling of ower autotransformer VLADMÍR VOLČKO, ŽAETA ELEHOVÁ, ATO BELÁŇ, PETER JAGA, DOMK VGLAŠ, MROLAVA MTKOVÁ Deartment of Electrical Power Engineering lovak niversity of Technology in Bratislava lkovičova,

More information

A fast hysteresis control strategy based on capacitor charging and discharging

A fast hysteresis control strategy based on capacitor charging and discharging LETTER A fast hysteresis control strategy based on caacitor charging and discharging Jianfeng Dai, Jinbin Zhao a), Keqing Qu, and Ming Lin College of Electrical Engineering, Shanghai University of electric

More information

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1 Lecture 15 Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1 Outline MOSFET transistors Introduction to MOSFET MOSFET Types epletion-type MOSFET Characteristics Comparison between JFET and

More information

ELEC 350L Electronics I Laboratory Fall 2012

ELEC 350L Electronics I Laboratory Fall 2012 ELEC 350L Electronics I Laboratory Fall 2012 Lab #9: NMOS and CMOS Inverter Circuits Introduction The inverter, or NOT gate, is the fundamental building block of most digital devices. The circuits used

More information

INTERNET PID CONTROLLER DESIGN: M. Schlegel, M. Čech

INTERNET PID CONTROLLER DESIGN:  M. Schlegel, M. Čech INTERNET PID CONTROLLER DESIGN: WWW.PIDLAB.COM M. Schlegel, M. Čech Deartment of Cybernetics, University of West Bohemia in Pilsen fax : + 0403776350, e-mail : schlegel@kky.zcu.cz, mcech@kky.zcu.cz Abstract:

More information

Field Effect Transistor (FET) FET 1-1

Field Effect Transistor (FET) FET 1-1 Field Effect Transistor (FET) FET 1-1 Outline MOSFET transistors ntroduction to MOSFET MOSFET Types epletion-type MOSFET Characteristics Biasing Circuits and Examples Comparison between JFET and epletion-type

More information

The Common Source JFET Amplifier

The Common Source JFET Amplifier The Common Source JFET Amplifier Small signal amplifiers can also be made using Field Effect Transistors or FET's for short. These devices have the advantage over bipolar transistors of having an extremely

More information

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers EE 330 Laboratory 8 Discrete Semiconductor Amplifiers Fall 2017 Contents Objective:... 2 Discussion:... 2 Components Needed:... 2 Part 1 Voltage Controlled Amplifier... 2 Part 2 Common Source Amplifier...

More information

BJT AC Analysis CHAPTER OBJECTIVES 5.1 INTRODUCTION 5.2 AMPLIFICATION IN THE AC DOMAIN

BJT AC Analysis CHAPTER OBJECTIVES 5.1 INTRODUCTION 5.2 AMPLIFICATION IN THE AC DOMAIN BJT AC Analysis 5 CHAPTER OBJECTIVES Become familiar with the, hybrid, and hybrid p models for the BJT transistor. Learn to use the equivalent model to find the important ac parameters for an amplifier.

More information

UNIVERSITY OF PENNSYLVANIA EE 206

UNIVERSITY OF PENNSYLVANIA EE 206 UNIVERSITY OF PENNSYLVANIA EE 206 TRANSISTOR BIASING CIRCUITS Introduction: One of the most critical considerations in the design of transistor amplifier stages is the ability of the circuit to maintain

More information

Chapter 7: Passive Filters

Chapter 7: Passive Filters EETOMAGNETI OMPATIBIITY HANDBOOK 1 hater 7: Passive Filters 7.1 eeat the analytical analysis given in this chater for the low-ass filter for an filter in shunt with the load. The and for this filter are

More information

Characteristics of optical bandpass filters employing series-cascaded double-ring resonators q

Characteristics of optical bandpass filters employing series-cascaded double-ring resonators q Otics Communications 8 (003) 91 98 www.elsevier.com/locate/otcom Characteristics of otical bandass filters emloying series-cascaded double-ring resonators q Jianyi Yang a,b, *, Qingjun Zhou b, Feng Zhao

More information

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage? Exam 2 Name: Score /90 Question 1 Short Takes 1 point each unless noted otherwise. 1. Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance

More information

EE 462: Laboratory # 4 DC Power Supply Circuits Using Diodes

EE 462: Laboratory # 4 DC Power Supply Circuits Using Diodes EE 462: Laboratory # 4 DC Power Supply Circuits Using Diodes by Dr. A.V. Radun Dr. K.D. Donohue (9/18/03) Department of Electrical and Computer Engineering University of Kentucky Lexington, KY 40506 Laboratory

More information

ITT Technical Institute. ET215 Devices 1. Unit 7 Chapter 4, Sections

ITT Technical Institute. ET215 Devices 1. Unit 7 Chapter 4, Sections ITT Technical Institute ET215 Devices 1 Unit 7 Chapter 4, Sections 4.1 4.3 Chapter 4 Section 4.1 Structure of Field-Effect Transistors Recall that the BJT is a current-controlling device; the field-effect

More information

Physics. Valve Electronics.

Physics. Valve Electronics. Physics Valve Electronics www.testrekart.com Table of Content 1. Do You Know?. Thermionic Emission and Emitters. 3. Vacuum Tubes and Thermionic Valves. 4. Diode Valve. 5. Triode Valve. 1 1. Do You Know?

More information

EE 320 L LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS. by Ming Zhu UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE 2. COMPONENTS & EQUIPMENT

EE 320 L LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS. by Ming Zhu UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE 2. COMPONENTS & EQUIPMENT EE 320 L ELECTRONICS I LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS by Ming Zhu DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE Get familiar with MOSFETs,

More information

Gechstudentszone.wordpress.com

Gechstudentszone.wordpress.com UNIT 4: Small Signal Analysis of Amplifiers 4.1 Basic FET Amplifiers In the last chapter, we described the operation of the FET, in particular the MOSFET, and analyzed and designed the dc response of circuits

More information

A Novel, Robust DSP-Based Indirect Rotor Position Estimation for Permanent Magnet AC Motors Without Rotor Saliency

A Novel, Robust DSP-Based Indirect Rotor Position Estimation for Permanent Magnet AC Motors Without Rotor Saliency IEEE TANSACTIONS ON POWE EECTONICS, VO. 18, NO. 2, MACH 2003 539 A Novel, obust DSP-Based Indirect otor Position Estimation for Permanent Magnet AC Motors Without otor Saliency i Ying and Nesimi Ertugrul,

More information

Small-Signal Analysis of DCM Flyback Converter in Frequency-Foldback Mode of Operation

Small-Signal Analysis of DCM Flyback Converter in Frequency-Foldback Mode of Operation Small-Signal Analysis of DCM Flyback Converter in Frequency-Foldback Mode of eration Laszlo Huber and Milan M. Jovanović Delta Products Cororation P.. Box 73 5 Davis Drive Research Triangle Park, NC 779,

More information

Chapter 8: Field Effect Transistors

Chapter 8: Field Effect Transistors Chapter 8: Field Effect Transistors Transistors are different from the basic electronic elements in that they have three terminals. Consequently, we need more parameters to describe their behavior than

More information

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers EE 330 Laboratory 8 Discrete Semiconductor Amplifiers Fall 2018 Contents Objective:...2 Discussion:...2 Components Needed:...2 Part 1 Voltage Controlled Amplifier...2 Part 2 A Nonlinear Application...3

More information

Physics 623 Transistor Characteristics and Single Transistor Amplifier Sept. 12, 2017

Physics 623 Transistor Characteristics and Single Transistor Amplifier Sept. 12, 2017 Physics 623 Transistor Characteristics and Single Transistor Amplifier Sept. 12, 2017 1 Purpose To measure and understand the common emitter transistor characteristic curves. To use the base current gain

More information

ECE 340 Lecture 40 : MOSFET I

ECE 340 Lecture 40 : MOSFET I ECE 340 Lecture 40 : MOSFET I Class Outline: MOS Capacitance-Voltage Analysis MOSFET - Output Characteristics MOSFET - Transfer Characteristics Things you should know when you leave Key Questions How do

More information

Transistor Biasing and Operational amplifier fundamentals. OP-amp Fundamentals and its DC characteristics. BJT biasing schemes

Transistor Biasing and Operational amplifier fundamentals. OP-amp Fundamentals and its DC characteristics. BJT biasing schemes Lab 1 Transistor Biasing and Operational amplifier fundamentals Experiment 1.1 Experiment 1.2 BJT biasing OP-amp Fundamentals and its DC characteristics BJT biasing schemes 1.1 Objective 1. To sketch potential

More information

An Overview of Substrate Noise Reduction Techniques

An Overview of Substrate Noise Reduction Techniques An Overview of Substrate Noise Reduction Techniques Shahab Ardalan, and Manoj Sachdev ardalan@ieee.org, msachdev@ece.uwaterloo.ca Deartment of Electrical and Comuter Engineering University of Waterloo

More information

Efficient Importance Sampling for Monte Carlo Simulation of Multicast Networks

Efficient Importance Sampling for Monte Carlo Simulation of Multicast Networks Efficient Imortance Samling for Monte Carlo Simulation of Multicast Networks P. Lassila, J. Karvo and J. Virtamo Laboratory of Telecommunications Technology Helsinki University of Technology P.O.Box 3000,

More information

Nonlinear MSM Photodetector Model for High Resolution Laser Impulse Radar Imaging

Nonlinear MSM Photodetector Model for High Resolution Laser Impulse Radar Imaging Nonlinear MSM Photodetector Model for High Resolution Laser Imulse Radar Imaging M. DJEBARI *, M. BENSEBTI *, A. ANOU *, M. MEHDI * AND G. KOMPA ** * Deartment of electronic University Saad Dahlab of Blida

More information

Phy 335, Unit 4 Transistors and transistor circuits (part one)

Phy 335, Unit 4 Transistors and transistor circuits (part one) Mini-lecture topics (multiple lectures): Phy 335, Unit 4 Transistors and transistor circuits (part one) p-n junctions re-visited How does a bipolar transistor works; analogy with a valve Basic circuit

More information

Electronic Circuits for Mechatronics ELCT 609 Lecture 7: MOS-FET Amplifiers

Electronic Circuits for Mechatronics ELCT 609 Lecture 7: MOS-FET Amplifiers Electronic Circuits for Mechatronics ELCT 609 Lecture 7: MOS-FET Amplifiers Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 Enhancement N-MOS Modes of Operation Mode V GS I DS V DS Cutoff

More information

12/01/2009. Practice with past exams

12/01/2009. Practice with past exams EE40 Final Exam Review Prof. Nathan Cheung 12/01/2009 Practice with past exams http://hkn.eecs.berkeley.edu/exam/list/?examcourse=ee%2040 Slide 1 Overview of Course Circuit components: R, C, L, sources

More information

THE HELMHOLTZ RESONATOR TREE

THE HELMHOLTZ RESONATOR TREE THE HELMHOLTZ RESONATOR TREE Rafael C. D. Paiva and Vesa Välimäki Deartment of Signal Processing and Acoustics Aalto University, School of Electrical Engineering Esoo, Finland rafael.dias.de.aiva@aalto.fi

More information

Lecture 18. MOSFET (cont d) MOSFET 1-1

Lecture 18. MOSFET (cont d) MOSFET 1-1 Lecture 18 MOSFET (cont d) MOSFET 1-1 Outline Continue Enhancement-type MOSFET (E- MOSFET) Characteristics C Biasing Circuits and Examples MOSFET 1- E-MOSFET (Quick Review) MOSFET is also known as nsulated-gate

More information

Full Bridge Single Stage Electronic Ballast for a 250 W High Pressure Sodium Lamp

Full Bridge Single Stage Electronic Ballast for a 250 W High Pressure Sodium Lamp Full Bridge Single Stage Electronic Ballast for a 50 W High Pressure Sodium am Abstract In this aer will be reorted the study and imlementation of a single stage High Power Factor (HPF) electronic ballast

More information

EECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror

EECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror EECS3611 Analog ntegrated Circuit Design Lecture 3 Current Source and Current Mirror ntroduction Before any device can be used in any application, it has to be properly biased so that small signal AC parameters

More information

EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits

EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits Objective This experiment is designed for students to get familiar with the basic properties

More information

Diodes. Sections

Diodes. Sections iodes Sections 3.3.1 3.3.8 1 Modeling iode Characteristics Exponential model nonlinearity makes circuit analysis difficult. Two common approaches are graphical analysis and iterative analysis For simple

More information

Photonic simultaneous frequency identification of radio-frequency signals with multiple tones

Photonic simultaneous frequency identification of radio-frequency signals with multiple tones Photonic simultaneous frequency identification of radio-frequency signals with multile tones Hossein Emami,, * Niusha Sarkhosh, and Mohsen Ashourian Deartment of Electrical Engineering, Majlesi Branch,

More information

Improvements of Bayesian Matting

Improvements of Bayesian Matting Imrovements of Bayesian Matting Mikhail Sindeyev, Vadim Konushin, Vladimir Vezhnevets Deartment of omutational Mathematics and ybernetics, Grahics and Media Lab Moscow State Lomonosov University, Moscow,

More information

DC Bias. Graphical Analysis. Script

DC Bias. Graphical Analysis. Script Course: B.Sc. Applied Physical Science (Computer Science) Year & Sem.: Ist Year, Sem - IInd Subject: Electronics Paper No.: V Paper Title: Analog Circuits Lecture No.: 3 Lecture Title: Analog Circuits

More information

Lecture 20. MOSFET (cont d) MOSFET 1-1

Lecture 20. MOSFET (cont d) MOSFET 1-1 Lecture 0 MOSFET (cont d) MOSFET 1-1 Outline Continue Enhancement-type MOSFET (E- MOSFET) Characteristics C Biasing Circuits and Examples MOSFET 1- Test Yourself Complete the following statements with

More information

FEATURE EXTRACTION FOR SPEECH RECOGNITON

FEATURE EXTRACTION FOR SPEECH RECOGNITON M.Tech. Credit Seminar Reort, Electronic Systems Grou, EE. Det, IIT Bombay, Submitted November2003 Abstract FEATURE EXTRACTION FOR SPEECH RECOGNITON Manish P. Kesarkar (Roll No: 03307003) Suervisor: Prof.

More information

SERIES RL CIRCUITS (1)

SERIES RL CIRCUITS (1) SEIES IUIS () ircuit above is a series network connected to an ac voltage source Need to find the hasor form of the total imedance of this combination he total imedance of this series combination is he

More information

FAULT CURRENT CALCULATION IN SYSTEM WITH INVERTER-BASED DISTRIBUTED GENERATION WITH CONSIDERATION OF FAULT RIDE THROUGH REQUIREMENT

FAULT CURRENT CALCULATION IN SYSTEM WITH INVERTER-BASED DISTRIBUTED GENERATION WITH CONSIDERATION OF FAULT RIDE THROUGH REQUIREMENT FAULT CURRENT CALCULATION IN SYSTEM WITH INVERTER-BASED DISTRIBUTED GENERATION WITH CONSIDERATION OF FAULT RIDE THROUGH REQUIREMENT Dao Van Tu 1, Surachai Chaitusaney 2 1 PhD, Electrical Engineering, Hanoi

More information

Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208 Department of EECE

Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208   Department of EECE Electronic Circuits Junction Field-effect Transistors Dr. Manar Mohaisen Office: F208 Email: manar.subhi@kut.ac.kr Department of EECE Review of the Precedent Lecture Explain the Operation Class A Power

More information

55:041 Electronic Circuits

55:041 Electronic Circuits 55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor

More information

Electronic Ballast with Wide Dimming Range: Matlab-Simulink Implementation of a Double Exponential Fluorescent-Lamp Model

Electronic Ballast with Wide Dimming Range: Matlab-Simulink Implementation of a Double Exponential Fluorescent-Lamp Model Electronic Ballast with Wide Dimming ange: Matlab-Simulink Imlementation of a Double Exonential Fluorescent-Lam Model Marina Perdigão and E. S. Saraiva Deartamento de Engenharia Electrotécnica Instituto

More information

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Circuits & Electronics Spring 2005

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Circuits & Electronics Spring 2005 Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.002 Circuits & Electronics Spring 2005 Lab #2: MOSFET Inverting Amplifiers & FirstOrder Circuits Introduction

More information

ANALOG FUNDAMENTALS C. Topic 4 BASIC FET AMPLIFIER CONFIGURATIONS

ANALOG FUNDAMENTALS C. Topic 4 BASIC FET AMPLIFIER CONFIGURATIONS AV18-AFC ANALOG FUNDAMENTALS C Topic 4 BASIC FET AMPLIFIER CONFIGURATIONS 1 ANALOG FUNDAMENTALS C AV18-AFC Overview This topic identifies the basic FET amplifier configurations and their principles of

More information

The Gini Coefficient: An Application to Greece

The Gini Coefficient: An Application to Greece International Journal of Economics and Finance; Vol. 10, No. 3; 2018 ISSN 1916-971X E-ISSN 1916-9728 Published by Canadian Center of Science and Education The Gini Coefficient: An Alication to Greece Augustine

More information

UNIT 4 BIASING AND STABILIZATION

UNIT 4 BIASING AND STABILIZATION UNIT 4 BIASING AND STABILIZATION TRANSISTOR BIASING: To operate the transistor in the desired region, we have to apply external dec voltages of correct polarity and magnitude to the two junctions of the

More information

55:041 Electronic Circuits

55:041 Electronic Circuits 55:041 Electronic Circuits Mosfet Review Sections of Chapter 3 &4 A. Kruger Mosfet Review, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width 1 10-6 m or less Thickness 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor

More information

Hydro-turbine governor control: theory, techniques and limitations

Hydro-turbine governor control: theory, techniques and limitations University of Wollongong Research Online Faculty of Engineering and Information Sciences - Paers: Part A Faculty of Engineering and Information Sciences 006 Hydro-turbine governor control: theory, techniques

More information

Electronics I. Last Time

Electronics I. Last Time (Rev. 1.0) Electronics I Lecture 28 Introduction to Field Effect Transistors (FET s) Muhammad Tilal Department of Electrical Engineering CIIT Attock Campus The logo and is the property of CIIT, Pakistan

More information

Electronic Devices. Floyd. Chapter 9. Ninth Edition. Electronic Devices, 9th edition Thomas L. Floyd

Electronic Devices. Floyd. Chapter 9. Ninth Edition. Electronic Devices, 9th edition Thomas L. Floyd Electronic Devices Ninth Edition Floyd Chapter 9 The Common-Source Amplifier In a CS amplifier, the input signal is applied to the gate and the output signal is taken from the drain. The amplifier has

More information

Electronic Circuits II Laboratory 01 Voltage Divider Bias

Electronic Circuits II Laboratory 01 Voltage Divider Bias Electronic Circuits II Laboratory 01 Voltage Divider Bias # Student ID Student Name Grade (10) 1 Instructor signature 2 3 4 5 Delivery Date -1 / 8 - Objective The objective of this exercise is to examine

More information

Evolutionary Circuit Design: Information Theory Perspective on Signal Propagation

Evolutionary Circuit Design: Information Theory Perspective on Signal Propagation Evolutionary Circuit Design: Theory Persective on Signal Proagation Denis Poel Deartment of Comuter Science, Baker University, P.O. 65, Baldwin City, KS 66006, E-mail: oel@ieee.org Nawar Hakeem Deartment

More information

Frequently Asked Questions

Frequently Asked Questions Course: B.Sc. Applied Physical Science (Computer Science) Year & Sem.: Ist Year, Sem - IInd Subject: Electronics Paper No.: V Paper Title: Analog Circuits Lecture No.: 13 Lecture Title: Analog Circuits

More information

Electronics Lab. (EE21338)

Electronics Lab. (EE21338) Princess Sumaya University for Technology The King Abdullah II School for Engineering Electrical Engineering Department Electronics Lab. (EE21338) Prepared By: Eng. Eyad Al-Kouz October, 2012 Table of

More information

EE5310/EE3002: Analog Circuits. on 18th Sep. 2014

EE5310/EE3002: Analog Circuits. on 18th Sep. 2014 EE5310/EE3002: Analog Circuits EC201-ANALOG CIRCUITS Tutorial 3 : PROBLEM SET 3 Due shanthi@ee.iitm.ac.in on 18th Sep. 2014 Problem 1 The MOSFET in Fig. 1 has V T = 0.7 V, and μ n C ox = 500 μa/v 2. The

More information

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body

More information

ELEC 2210 EXPERIMENT 12 NMOS Logic

ELEC 2210 EXPERIMENT 12 NMOS Logic ELEC 2210 EXPERIMENT 12 NMOS Logic Objectives: The experiments in this laboratory exercise will provide an introduction to NMOS logic. You will use the Bit Bucket breadboarding system to build and test

More information

Electronic Circuits Laboratory EE462G Lab #6. Small Signal Models: The MOSFET Common Source Amplifier

Electronic Circuits Laboratory EE462G Lab #6. Small Signal Models: The MOSFET Common Source Amplifier Electronic Circuits Laboratory EE462G Lab #6 Small Signal Models: The MOSFET Common Source Amplifier AC and DC Analysis Amplifier circuits have DC and AC components that can be analyzed separately. The

More information

Performance Analysis of Battery Power Management Schemes in Wireless Mobile. Devices

Performance Analysis of Battery Power Management Schemes in Wireless Mobile. Devices Performance Analysis of Battery Power Management Schemes in Wireless Mobile Devices Balakrishna J Prabhu, A Chockalingam and Vinod Sharma Det of ECE, Indian Institute of Science, Bangalore, INDIA Abstract

More information

Random Access Compressed Sensing in Underwater Sensor Networks

Random Access Compressed Sensing in Underwater Sensor Networks Random Access Comressed Sensing in Underwater Sensor Networks Fatemeh Fazel Northeastern University Boston, MA 2115 Email: ffazel@ece.neu.edu Maryam Fazel University of Washington Seattle, WA 98195 Email:

More information

Circular Dynamic Stereo and Its Image Processing

Circular Dynamic Stereo and Its Image Processing Circular Dynamic Stereo and Its Image Processing Kikuhito KAWASUE *1 and Yuichiro Oya *2 *1 Deartment of Mechanical Systems Engineering Miyazaki University 1-1, Gakuen Kibanadai Nishi, Miyazaki 889-2192

More information

Current Mirrors. Basic BJT Current Mirror. Current mirrors are basic building blocks of analog design. Figure shows the basic NPN current mirror.

Current Mirrors. Basic BJT Current Mirror. Current mirrors are basic building blocks of analog design. Figure shows the basic NPN current mirror. Current Mirrors Basic BJT Current Mirror Current mirrors are basic building blocks of analog design. Figure shows the basic NPN current mirror. For its analysis, we assume identical transistors and neglect

More information