Test Measurements with the Hit-Detection ASIC V2.00 for the APFEL Preamplifier
|
|
|
- Logan Carpenter
- 6 years ago
- Views:
Transcription
1 Test Measurements with the Hit-Detection ASIC V2.00 for the APFEL Preamplifier L. Capozza, H. Deppe, H. Flemming, P. Grasemann, O. Noll, P. Wieczorek Helmholtz-Institut Mainz PANDA Collaboration Meeting 18/1 7. March 2018
2 1 Introduction & Motivation 2 The Data Readout Chain 3 Hit-Detection ASIC V2.0 4 Characterisation of the Hit-Detection ASIC V2.0 5 Summary and Outlook
3 FAIR (Facility for Antiproton and Ion Research) Introduction & Motivation Phillip Helmholtz-Institut Mainz 1/14
4 Data Readout Chain: Sampling ADC Board Uppsala ADC Design : Front End PWO-II APD APFEL Line Driver 10 m Back End Uppsala ADC + FE DAQ analog digital PWO-II: Lead tungstate scintillator APD: Avalanche Photodiode APFEL: Charge sensitive preamplifier FE: Feature Extraction DAQ: Data Acquisition The Data Readout Chain Phillip Helmholtz-Institut Mainz 2/14
5 Challenging Cable Guiding [M. Moritz: Barrel slice assembly, PANDA CM, September 2017] The Data Readout Chain Phillip Helmholtz-Institut Mainz 3/14
6 Data Readout Chain: Possible Design Hit-Detection Design : Front End Back End PWO-II APD APFEL HitDet + FE 10 m DAQ analog digital PWO-II: Lead tungstate scintillator APD: Avalanche Photodiode APFEL: Charge sensitive preamplifier FE: Feature Extraction DAQ: Data Acquisition The Data Readout Chain Phillip Helmholtz-Institut Mainz 4/14
7 Hit-Detection ASIC V2.0 Developed at GSI (H. Deppe, H. Flemming and P. Wieczorek) Hit-Detection ASIC V2.0 consists of Analogue part (Buffer, Trigger, Memory, Integrator, Multiplexer) Pipeline ADC (12 bit) Digital part (Write and read out logic, Backend) Front End [H. Deppe, H. Flemming, P. Wieczorek: The HitDetection ASIC - Version 2.00, ] Hit-Detection ASIC V2.0 Phillip Helmholtz-Institut Mainz 5/14
8 Teststand with automated measurements Measurements: ADC: Linear performance ADC: Dynamic performance Analog Memory Threshold Trigger Hit-Detection ASIC Characterisation of the Hit-Detection ASIC V2.0 Phillip Helmholtz-Institut Mainz 6/14
9 ADC: Linear Performance Hit-Det ADC DC Function Generator DAQ Ramping DC voltage through ADC input range Retrieving the integral nonlinearity (INL) Characterisation of the Hit-Detection ASIC V2.0 Phillip Helmholtz-Institut Mainz 7/14
10 ADC: Linear Performance ADC Channel [a.u.] Residues [a.u.] Fit (χ 2 /dof = /372) Data Voltage [mv] INL = 2.26 LSB Characterisation of the Hit-Detection ASIC V2.0 Phillip Helmholtz-Institut Mainz 8/14
11 ADC: Dynamic Performance Hit-Det ADC Function Generator DAQ Different input frequencies, amplitudes & sampling rates Retrieving the effective number of bits (ENOB): ENOB = 0.5log 2 (SINAD) 0.5log 2 (1.5) log 2 (Ampl/FS) (SINAD: Signal to Noise and Distortion; Ampl: Amplitude; FS: Full Scale) Characterisation of the Hit-Detection ASIC V2.0 Phillip Helmholtz-Institut Mainz 9/14
12 I: FFT-Method for obtaining ENOB 20 0 Number of samples: 2 12 ; input frequency: 3 khz; sampling rate: ks/s; half amplitude CPG+scalloping loss db Power [db] CPG+PG-ENBW SINAD = ENOB = Frequency [khz] CPG: Coherent Power Gain (influence of tapering function) Scallopping Loss: FFT sampling not appropriate PG: FFT Process Gain (Signal/Noise N) ENBW: Equivalent Noise Bandwidth (influence of tapering function) Characterisation of the Hit-Detection ASIC V2.0 Phillip Helmholtz-Institut Mainz 10/14
13 II: Fit-Method for obtaining ENOB Input frequency: 0.2 MHz; sampling rate: 1.96 MS/s; half amplitude ADC [a.u.] Fit Freq.: khz Phase: Ampl.: a.u. Offset: 44.6 a.u. σ: 1.21 a.u. ENOB: ADC data Time [s] Characterisation of the Hit-Detection ASIC V2.0 Phillip Helmholtz-Institut Mainz 11/14
14 ENOB Comparison ENOB Sampling rate: 0.53 MS/s Sampling rate: 1.00 MS/s Sampling rate: 1.96 MS/s Sampling rate: 3.70 MS/s Sampling rate: 6.67 MS/s Ratio of Frequency to Sampling Rate Characterisation of the Hit-Detection ASIC V2.0 Phillip Helmholtz-Institut Mainz 12/14
15 It is not all roses Input frequency: 3.3 MHz; sampling rate: 6.67 MS/s; half amplitude ADC [a.u.] Fit (used 7 pts.) Freq.: khz Phase: Ampl.: a.u. Offset: 40.7 a.u. σ: 1.67 a.u. ENOB: 9.97 ADC data Time [s] Characterisation of the Hit-Detection ASIC V2.0 Phillip Helmholtz-Institut Mainz 13/14
16 Summary and Outlook Teststand was set up including automatized measurements ADC has an INL of 2.26 LSB ADC has an ENOB of about 10 ADC test board is beeing developed Dynamic tests can be made with higher sampling rates A feature extraction can be tested Limitations of current version were identified Summary and Outlook Phillip Helmholtz-Institut Mainz 14/14
17 End Thanks for your attention! End Phillip Helmholtz-Institut Mainz 14/14
18 Effect of geometrical Layout RMS [ADC channel] Set Voltage (corrected) [mv] Backup Phillip Helmholtz-Institut Mainz A
19 Differential Nonlinearity DNL [LSB] ADC Channel [a.u.] Backup Phillip Helmholtz-Institut Mainz B
20 Integral Nonlinearity INL [LSB] ADC Channel [a.u.] Backup Phillip Helmholtz-Institut Mainz C
21 Sampling Rate of 529 ks/s ENOB Comparison with 2 12 Samples ENOB fft_bm_ fft_bm_12_no_calib 3.5 fit_ fit_12_no_calib 2.5 fft_bm_12_quarter_amp 2.0 fit_12_quarter_amp 1.5 fft_bm_12_half_amp fit_12_half_amp Frequency [khz] Backup Phillip Helmholtz-Institut Mainz D
22 Sampling Rate of 529 ks/s ENOB Comparison with 2 12 Samples ENOB fft_bm_12_quarter_amp fit_12_quarter_amp fft_bm_12_half_amp fit_12_half_amp Frequency [khz] Backup Phillip Helmholtz-Institut Mainz E
23 ADC Dynamic Two possibilities to obtain the Effective Number of bits (ENOB): Fit Fast Fourier Transformation (FFT) y Res = y ADC y Fit, σ = std(y Res ), S N = 20log 10 ( Ampl σ SINAD = 10 S N/10, ), ENOB = 0.5log 2 (SINAD) 0.5log 2 (1.5) log 2 (Ampl/FS), SINAD: Signal to Noise and Distortion y Fit : y ADC corresponding value S N : Signal-to-Noise y ADC : ADC value Ampl: Amplitude FS: Full Scale Backup Phillip Helmholtz-Institut Mainz F
24 Analog Part The analog part consists of 4 channels, each with Input buffer Threshold trigger Memory Integrator Multiplexer [H. Deppe, H. Flemming, P. Wieczorek: The HitDetection ASIC - Version 2.00, ] Backup Phillip Helmholtz-Institut Mainz G
Front-End Electronics and Feature-Extraction Algorithm for the PANDA Electromagnetic Calorimeter
Front-End Electronics and Feature-Extraction Algorithm for the PANDA Electromagnetic Calorimeter M. Kavatsyuk, E. Guliyev, P.J.J. Lemmens, H. Löhner, T.P. Poelman, G. Tambave for the PANDA collaboration
Digital Waveform Recorders
Digital Waveform Recorders Error Models & Performance Measures Dan Knierim, Tektronix Fellow Experimental Set-up for high-speed phenomena Transducer(s) high-speed physical phenomenon under study physical
MSP430 Teaching Materials
MSP430 Teaching Materials Chapter 9 Data Acquisition A/D Conversion Introduction Texas Instruments t Incorporated University of Beira Interior (PT) Pedro Dinis Gaspar, António Espírito Santo, Bruno Ribeiro,
The Fundamentals of Mixed Signal Testing
The Fundamentals of Mixed Signal Testing Course Information The Fundamentals of Mixed Signal Testing course is designed to provide the foundation of knowledge that is required for testing modern mixed
A 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California
A 4 GSample/s 8-bit ADC in 0.35 µm CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California 1 Outline Background Chip Architecture
Multi-Channel Charge Pulse Amplification, Digitization and Processing ASIC for Detector Applications
1.0 Multi-Channel Charge Pulse Amplification, Digitization and Processing ASIC for Detector Applications Peter Fischer for Tim Armbruster, Michael Krieger and Ivan Peric Heidelberg University Motivation
Analogue to Digital Conversion
Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality
Performance evaluation methodology
August, Performance evaluation methodology F. Jensen CERN, Geneva, Switzerland Abstract A methodology for analysing the analogue performance of the optical link for the CMS tracker is described. The method
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
Low-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
Data Acquisition Boards and USB-DAQ
Data Acquisition Boards and USB-DAQ CHRISTIAN ANTFOLK Announcement Choose a project Project description deadline 26.11.2017 (you can start working on the project before that) Lab 2 will be Wednesday den
ADC and DAC Standards Update
ADC and DAC Standards Update Revised ADC Standard 2010 New terminology to conform to Std-1057 SNHR became SNR SNR became SINAD Added more detailed test-setup descriptions Added more appendices Reorganized
AD9772A - Functional Block Diagram
F FEATURES single 3.0 V to 3.6 V supply 14-Bit DAC Resolution 160 MPS Input Data Rate 67.5 MHz Reconstruction Passband @ 160 MPS 74 dbc FDR @ 25 MHz 2 Interpolation Filter with High- or Low-Pass Response
The backward end-cap for the PANDA electromagnetic calorimeter
Journal of Physics: Conference Series OPEN ACCESS The backward end-cap for the PANDA electromagnetic calorimeter To cite this article: L Capozza et al 2015 J. Phys.: Conf. Ser. 587 012051 Related content
PARISROC, a Photomultiplier Array Integrated Read Out Chip
PARISROC, a Photomultiplier Array Integrated Read Out Chip S. Conforti Di Lorenzo a, J.E. Campagne b, F. Dulucq a, C. de La Taille a, G. Martin-Chassard a, M. El Berni a, W. Wei c a OMEGA/LAL/IN2P3, centre
Data Converter Fundamentals
IsLab Analog Integrated Circuit Design Basic-25 Data Converter Fundamentals כ Kyungpook National University IsLab Analog Integrated Circuit Design Basic-1 A/D Converters in Signal Processing Signal Sources
Lecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
12-bit 50/100/125 MSPS 1-channel ADC
SPECIFICATION 1 FEATURES TSMC CMOS 65 nm High speed pipelined ADC Resolution 12 bit Conversion rate 50/100/125 MHz Different power supplies for digital (1.2 V) and analog (1.2 V) parts Low standby current
THE MEASURING STANDS FOR MEASURE OF AD CONVERTERS
XX IMEKO World Congress Metrology for Green Growth September 9 14, 2012, Busan, Republic of Korea THE MEASURING STANDS FOR MEASURE OF AD CONVERTERS Linus MICHAELI, Marek GODLA, Ján ŠALIGA, Jozef LIPTAK
A Successive Approximation ADC based on a new Segmented DAC
A Successive Approximation ADC based on a new Segmented DAC segmented current-mode DAC successive approximation ADC bi-direction segmented current-mode DAC DAC INL 0.47 LSB DNL 0.154 LSB DAC 3V 8 2MS/s
ADC1002S General description. 2. Features. 3. Applications. Single 10 bits ADC, up to 20 MHz
Rev. 03 2 July 2012 Product data sheet 1. General description The is a 10-bit high-speed Analog-to-Digital Converter (ADC) for professional video and other applications. It converts with 3.0 V to 5.25
Workshop ESSCIRC. Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC. 17. September 2010.
Workshop ESSCIRC Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC 17. September 2010 Christof Dohmen Outline System Overview Analog-Front-End Chopper-Amplifier
Picosecond time measurement using ultra fast analog memories.
Picosecond time measurement using ultra fast analog memories. Dominique Breton a, Eric Delagnes b, Jihane Maalmi a acnrs/in2p3/lal-orsay, bcea/dsm/irfu breton@lal.in2p3.fr Abstract The currently existing
Analog-to-Digital i Converters
CSE 577 Spring 2011 Analog-to-Digital i Converters Jaehyun Lim, Kyusun Choi Department t of Computer Science and Engineering i The Pennsylvania State University ADC Glossary DNL (differential nonlinearity)
NI 6143 Specifications
NI 6143 Specifications This document lists the I/O terminal summary and specifications for the NI PCI/PXI-6143. For the most current edition of this document, refer to ni.com/manuals. Refer to the DAQ
A 4 Channel Waveform Sampling ASIC in 130 nm CMOS
A 4 Channel Waveform Sampling ASIC in 130 nm CMOS E. Oberla, H. Grabas, J.F. Genat, H. Frisch Enrico Fermi Institute, University of Chicago K. Nishimura, G. Varner University of Hawai I Large Area Picosecond
SPADIC Status and plans
SPADIC Status and plans Michael Krieger TRD Strategy Meeting 29.11.2013 Michael Krieger SPADIC Status and plans 1 Reminder: SPADIC 1.0 architecture from detector pads single message stream: signal snapshot
A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique
1 A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique Masaya Miyahara and Akira Matsuzawa Tokyo Institute of Technology, Japan 2 Outline Motivation Design Concept
Towards an ADC for the Liquid Argon Electronics Upgrade
1 Towards an ADC for the Liquid Argon Electronics Upgrade Gustaaf Brooijmans Upgrade Workshop, November 10, 2009 2 Current LAr FEB Existing FEB (radiation tolerant for LHC, but slhc?) Limits L1 latency
High-Speed High-Resolution ADC with BISC
High-Speed High-Resolution ADC with BISC Bernardo Henriques, B. Vaz, N. Paulino *, J. Goes *, M. Rodrigues, P. Faria, R. Monteiro, N. Penetra, T. Domingues S3 Group, Portugal * Also with Universidade Nova
A 4-Channel Fast Waveform Sampling ASIC in 130 nm CMOS
A 4-Channel Fast Waveform Sampling ASIC in 130 nm CMOS E. Oberla, H. Grabas, M. Bogdan, J.F. Genat, H. Frisch Enrico Fermi Institute, University of Chicago K. Nishimura, G. Varner University of Hawai I
Analogue to Digital Conversion
Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality
A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier
A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier Hyunui Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline Background Body voltage controlled
Testing A/D Converters A Practical Approach
Testing A/D Converters A Practical Approach Mixed Signal The seminar entitled Testing Analog-to-Digital Converters A Practical Approach is a one-day information intensive course, designed to address the
NI 6013/6014 Family Specifications
NI 6013/6014 Family Specifications This document lists the I/O terminal summary and specifications for the NI 6013/6014 family of devices. This family includes the following devices: NI PCI-6013 NI PCI-6014
USB Dynamic Signal Acquisition
NI USB-9233 24-bit resolution 102 db dynamic range 50 ks/s max rate per channel 4 simultaneous analog inputs ±5 V input range AC coupled with IEPE power Hi-Speed USB 2.0 Recommended Software LabVIEW LabVIEW
Analog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D6 - High speed A/D converters» Spectral performance analysis» Undersampling techniques» Sampling jitter» Interleaving
A VCO-Based ADC Employing a Multi- Phase Noise-Shaping Beat Frequency Quantizer for Direct Sampling of Sub-1mV Input Signals
A VCO-Based ADC Employing a Multi- Phase Noise-Shaping Beat Frequency Quantizer for Direct Sampling of Sub-1mV Input Signals Bongjin Kim, Somnath Kundu, Seokkyun Ko and Chris H. Kim University of Minnesota,
SPT BIT, 30 MSPS, TTL, A/D CONVERTER
12-BIT, MSPS, TTL, A/D CONVERTER FEATURES Monolithic 12-Bit MSPS Converter 6 db SNR @ 3.58 MHz Input On-Chip Track/Hold Bipolar ±2.0 V Analog Input Low Power (1.1 W Typical) 5 pf Input Capacitance TTL
Development of Radiation-Hard ASICs for the ATLAS Phase-1 Liquid Argon Calorimeter Readout Electronics Upgrade
Development of Radiation-Hard ASICs for the ATLAS Phase-1 Liquid Argon Calorimeter Readout Electronics Upgrade Tim Andeen*, Jaroslav BAN, Nancy BISHOP, Gustaaf BROOIJMANS, Alex EMERMAN,Ines OCHOA, John
ADC1006S055/ General description. 2. Features. 3. Applications. Single 10 bits ADC, up to 55 MHz or 70 MHz
Rev. 03 2 July 2012 Product data sheet 1. General description The are a family of Bipolar CMOS (BiCMOS) 10-bit Analog-to-Digital Converters (ADC) optimized for a wide range of applications such as cellular
ADC1206S040/055/ General description. 2. Features. 3. Applications. Single 12 bits ADC, up to 40 MHz, 55 MHz or 70 MHz
Rev. 03 2 July 2012 Product data sheet 1. General description The are a family of BiCMOS 12-bit Analog-to-Digital Converters (ADC) optimized for a wide range of applications such as cellular infrastructures,
Development of LYSO detector modules for a charge-particle EDM polarimeter
Mitglied der Helmholtz-Gemeinschaft Development of LYSO detector modules for a charge-particle EDM polarimeter on behalf of the JEDI collaboration Dito Shergelashvili, PhD student @ SMART EDM_Lab, TSU,
FYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2017 Lecture #5
FYS3240 PC-based instrumentation and microcontrollers Signal sampling Spring 2017 Lecture #5 Bekkeng, 30.01.2017 Content Aliasing Sampling Analog to Digital Conversion (ADC) Filtering Oversampling Triggering
Acquisition Time: Refer to Figure 1 when comparing SAR, Pipeline, and Delta-Sigma converter acquisition time. Signal Noise. Data Out Pipeline ADC
Application Report SBAA147A August 2006 Revised January 2008 A Glossary of Analog-to-Digital Specifications and Performance Characteristics Bonnie Baker... Data Acquisition Products ABSTRACT This glossary
Implementation of High Precision Time to Digital Converters in FPGA Devices
Implementation of High Precision Time to Digital Converters in FPGA Devices Tobias Harion () Implementation of HPTDCs in FPGAs January 22, 2010 1 / 27 Contents: 1 Methods for time interval measurements
A rad-hard 8-channel 12-bit resolution ADC for slow control applications in the LHC environment
A rad-hard 8-channel 12-bit resolution ADC for slow control applications in the LHC environment G. Magazzù 1,A.Marchioro 2,P.Moreira 2 1 INFN-PISA, Via Livornese 1291 56018 S.Piero a Grado (Pisa), Italy
NI DAQPad -6020E Family Specifications
NI DAQPad -6020E Family Specifications This document lists the I/O terminal summary and specifications for the NI DAQPad-6020E family of devices. This family includes the following devices: NI DAQPad-6020E
A tracking detector to study O(1 GeV) ν μ CC interactions
A tracking detector to study O(1 GeV) ν μ CC interactions Laura Pasqualini on behalf of the mm-tracker Collaboration IPRD16, 3-6 October 2016, Siena Motivations ν/μ Tracking system for a light magnetic
Another way to implement a folding ADC
Another way to implement a folding ADC J. Van Valburg and R. van de Plassche, An 8-b 650 MHz Folding ADC, IEEE JSSC, vol 27, #12, pp. 1662-6, Dec 1992 Coupled Differential Pair J. Van Valburg and R. van
AD Bit, 20/40/65 MSPS 3 V Low Power A/D Converter. Preliminary Technical Data
FEATURES Ultra Low Power 90mW @ 0MSPS; 135mW @ 40MSPS; 190mW @ 65MSPS SNR = 66.5 dbc (to Nyquist); SFDR = 8 dbc @.4MHz Analog Input ENOB = 10.5 bits DNL=± 0.5 LSB Differential Input with 500MHz Full Power
System on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
The Battle for Data Fidelity:Understanding the SFDR Spec
The Battle for Data Fidelity:Understanding the SFDR Spec As A/D converters (ADC) and data acquisition boards increase their bandwidth, more and more are including the spurious free dynamic range (SFDR)
Maximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation
Maximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation Marjorie Plisch Applications Engineer, Signal Path Solutions November 2012 1 Outline Overview of the issue Sources of spurs
Architectures and circuits for timeinterleaved. Sandeep Gupta Teranetics, Santa Clara, CA
Architectures and circuits for timeinterleaved ADC s Sandeep Gupta Teranetics, Santa Clara, CA Outline Introduction to time-interleaved architectures. Conventional Sampling architectures and their application
CATIROC a multichannel front-end ASIC to read out the SPMT system of the JUNO experiment
CATIROC a multichannel front-end ASIC to read out the SPMT system of the JUNO experiment Dr. Selma Conforti (OMEGA/IN2P3/CNRS) OMEGA microelectronics group Ecole Polytechnique & CNRS IN2P3 http://omega.in2p3.fr
ADC Bit 65 MSPS 3V A/D Converter
10-Bit 65 MSPS 3V A/D Converter General Description The is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 10-bit digital words at 65 Megasamples per second
10.1: A 4 GSample/s 8b ADC in 0.35-um CMOS
10.1: A 4 GSample/s 8b ADC in 0.35-um CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu*, Andy Burstein**, Mehrdad Heshami*** Agilent Technologies, Palo Alto, CA *Agilent Technologies, Colorado Springs,
16-Bit, 135ksps, Single-Supply ADCs with Bipolar Analog Input Range
19-2755; Rev 1; 8/3 16-Bit, 135ksps, Single-Supply ADCs with General Description The 16-bit, low-power, successiveapproximation analog-to-digital converters (ADCs) feature automatic power-down, a factory-trimmed
RPG XFFTS. extended bandwidth Fast Fourier Transform Spectrometer. Technical Specification
RPG XFFTS extended bandwidth Fast Fourier Transform Spectrometer Technical Specification 19 XFFTS crate equiped with eight XFFTS boards and one XFFTS controller Fast Fourier Transform Spectrometer The
A low power 12-bit and 25-MS/s pipelined ADC for the ILC/Ecal integrated readout
A low power 12-bit and 25-MS/s pipelined ADC for the ILC/Ecal integrated readout F. Rarbi, D. Dzahini, L. Gallin-Martel To cite this version: F. Rarbi, D. Dzahini, L. Gallin-Martel. A low power 12-bit
9240LP LPTVREF. Memory DESCRIPTION: FEATURES: 14-Bit, 10 MSPS Monolithic A/D Converter with LPT ASIC. 9240LP Block Diagram 9240LP
14-Bit, 10 MSPS Monolithic A/D Converter with LPT ASIC NC BIAS CAPB CAPT NC CML LPTref VinA VinB LPTAVDD LPTDVDD REFCOM Vref SENSE NC AVSS AVDD NC NC OTC BIT 1 BIT 2 BIT 3 BIT 4 BIT BIT 6 BIT 7 BIT 8 BIT
ISSN:
1391 DESIGN OF 9 BIT SAR ADC USING HIGH SPEED AND HIGH RESOLUTION OPEN LOOP CMOS COMPARATOR IN 180NM TECHNOLOGY WITH R-2R DAC TOPOLOGY AKHIL A 1, SUNIL JACOB 2 1 M.Tech Student, 2 Associate Professor,
DATASHEET HI5805. Features. Applications. Ordering Information. Pinout. 12-Bit, 5MSPS A/D Converter. FN3984 Rev 7.00 Page 1 of 12.
12-Bit, 5MSPS A/D Converter NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET FN3984 Rev 7.00 The HI5805
400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference
19-1687; Rev 2; 12/10 EVALUATION KIT AVAILABLE General Description The 12-bit analog-to-digital converters (ADCs) combine a high-bandwidth track/hold (T/H), a serial interface with high conversion speed,
FYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2015 Lecture #5
FYS3240 PC-based instrumentation and microcontrollers Signal sampling Spring 2015 Lecture #5 Bekkeng, 29.1.2015 Content Aliasing Nyquist (Sampling) ADC Filtering Oversampling Triggering Analog Signal Information
MI.31xx - 8 channel 12 bit A/D up to 25 MS/s
Standard PCI format 12 bit A/D converter board 1 MS/s, 10 Ms/s or 25 MS/s 2, 4 or 8 channels per board Simultaneously sampling on all channels 8 input ranges: ±50 mv up to ± 10 V Up to 256 MSample memory
Eliminate Pipeline Headaches with New 12-Bit 3Msps SAR ADC by Dave Thomas and William C. Rempfer
A new 12-bit 3Msps ADC brings new levels of performance and ease of use to high speed ADC applications. By raising the speed of the successive approximation (SAR) method to 3Msps, it eliminates the many
ENGINEERING FOR RURAL DEVELOPMENT Jelgava, EDUCATION METHODS OF ANALOGUE TO DIGITAL CONVERTERS TESTING AT FE CULS
EDUCATION METHODS OF ANALOGUE TO DIGITAL CONVERTERS TESTING AT FE CULS Jakub Svatos, Milan Kriz Czech University of Life Sciences Prague jsvatos@tf.czu.cz, krizm@tf.czu.cz Abstract. Education methods for
Proposing. An Interpolated Pipeline ADC
Proposing An Interpolated Pipeline ADC Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada Lab. Background 38GHz long range mm-wave system Role of long range mm-wave Current Optical
SIGNAL RECOVERY. Model 7265 DSP Lock-in Amplifier
Model 7265 DSP Lock-in Amplifier FEATURES 0.001 Hz to 250 khz operation Voltage and current mode inputs Direct digital demodulation without down-conversion 10 µs to 100 ks output time constants Quartz
Computation of Error in Estimation of Nonlinearity in ADC Using Histogram Technique
Engineering, 2011, 3, 583-587 doi:10.4236/eng.2011.36069 Published Online June 2011 (http://www.scirp.org/journal/eng) Computation of Error in Estimation of Nonlinearity in ADC Using Histogram Technique
16-Bit, 135ksps, Single-Supply ADCs with Bipolar Analog Input Range
19-2675; Rev 1; 1/3 16-Bit, 135ksps, Single-Supply ADCs with General Description The 16-bit, low-power, successive-approximation analog-to-digital converters (ADCs) feature automatic power-down, a factorytrimmed
Analog to Digital Conversion
Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg
PXIe Contents SPECIFICATIONS. 14 GHz and 26.5 GHz Vector Signal Analyzer
SPECIFICATIONS PXIe-5668 14 GHz and 26.5 GHz Vector Signal Analyzer These specifications apply to the PXIe-5668 (14 GHz) Vector Signal Analyzer and the PXIe-5668 (26.5 GHz) Vector Signal Analyzer with
APPLICATION NOTE. Atmel AVR127: Understanding ADC Parameters. Atmel 8-bit Microcontroller. Features. Introduction
APPLICATION NOTE Atmel AVR127: Understanding ADC Parameters Atmel 8-bit Microcontroller Features Getting introduced to ADC concepts Understanding various ADC parameters Understanding the effect of ADC
Nevis ADC Tes+ng. Tim Andeen. Columbia University. LAr ADC Review. June 4, LAr ADC Review. Tim Andeen
Nevis ADC Tes+ng Columbia University June 4, 214 Outline v This talk - tesbng and performance IntroducBon Nevis 1 o performance and irradiabon Nevis 12 o performance and irradiabon First look at Nevis
Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation
Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation Angelo Zucchetti Advantest angelo.zucchetti@advantest.com Introduction Presented in this article is a technique for generating
ADC1002S General description. 2. Features. 3. Applications. Single 10 bits ADC, up to 20 MHz
Rev. 02 13 August 2008 Product data sheet 1. General description 2. Features 3. Applications The is a 10-bit high-speed Analog-to-Digital Converter (ADC) for professional video and other applications.
LARGE SCALE ERROR REDUCTION IN DITHERED ADC
LARGE SCALE ERROR REDCTION IN DITHERED ADC J. Holub, O. Aumala 2 Czech Technical niversity, Prague, Czech Republic 2 Tampere niversity of Technology, Tampere, Finland Abstract: The combination of dithering
NI 6040E Family Specifications
NI 6040E Family Specifications This document lists the I/O terminal summary and specifications for the devices that make up the NI 6040E family of devices. This family includes the following devices: NI
Fundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
9-Bit, 30 MSPS ADC AD9049 REV. 0. Figure 1. Typical Connections FUNCTIONAL BLOCK DIAGRAM
a FEATURES Low Power: 00 mw On-Chip T/H, Reference Single +5 V Power Supply Operation Selectable 5 V or V Logic I/O Wide Dynamic Performance APPLICATIONS Digital Communications Professional Video Medical
PC-based controller for Mechatronics System
Course Code: MDP 454, Course Name:, Second Semester 2014 PC-based controller for Mechatronics System Mechanical System PC Controller Controller in the Mechatronics System Configuration Actuators Power
Specifications. PCI Bus. Analog Input Input Characteristics
Specifications A This appendix lists the specifications of the NI 6034E/6035E/6036E. These specifications are typical at 25 C unless otherwise noted. The first section provides the specifications for the
ADC1004S030/040/050. Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz
Rev. 03 7 August 2008 Product data sheet 1. General description 2. Features 3. Applications The are a family of 10-bit high-speed low-power Analog-to-Digital Converters (ADC) for professional video and
Discrete Fourier Transform
Discrete Fourier Transform The DFT of a block of N time samples {a n } = {a,a,a 2,,a N- } is a set of N frequency bins {A m } = {A,A,A 2,,A N- } where: N- mn A m = S a n W N n= W N e j2p/n m =,,2,,N- EECS
ADC Resolution: Myth and Reality
ADC Resolution: Myth and Reality Mitch Ferguson, Applications Engineering Manager Class ID: CC19I Renesas Electronics America Inc. Mr. Mitch Ferguson Applications Engineering Manager Specializes support
10-Bit, 40 MSPS/60 MSPS A/D Converter AD9050 REV. B. Figure 1. Typical Connections FUNCTIONAL BLOCK DIAGRAM
a FEATURES Low Power: 1 mw @ 0 MSPS, mw @ 0 MSPS On-Chip T/H, Reference Single + V Power Supply Operation Selectable V or V Logic I/O SNR: db Minimum at MHz w/0 MSPS APPLICATIONS Medical Imaging Instrumentation
Low-Power, 14-Bit Analog-to-Digital Converters with Parallel Interface
19-2466; Rev 1; 6/9 General Description The 14-bit, low-power successive approximation analog-to-digital converters (ADCs) feature automatic power-down, a factory-trimmed internal clock, and a high-speed,
PRODUCT OVERVIEW REF FLASH ADC S/H BUFFER 24 +5V SUPPLY +12V/+15V SUPPLY. Figure 1. ADS-917 Functional Block Diagram
PRODUCT OVERVIEW The is a high-performance, 14-bit, 1MHz sampling A/D converter. This device samples input signals up to Nyquist frequencies with no missing codes. The features outstanding dynamic performance
The CMS electromagnetic calorimeter barrel upgrade for High-Luminosity LHC
Journal of Physics: Conference Series OPEN ACCESS The CMS electromagnetic calorimeter barrel upgrade for High-Luminosity LHC To cite this article: Philippe Gras and the CMS collaboration 2015 J. Phys.:
Summary Last Lecture
EE247 Lecture 23 Converters Techniques to reduce flash complexity Interpolating (continued) Folding Multi-Step s Two-Step flash Pipelined s EECS 247 Lecture 23: Data Converters 26 H.K. Page 1 Summary Last
1 A1 PROs. Ver0.1 Ai9943. Complete 10-bit, 25MHz CCD Signal Processor. Features. General Description. Applications. Functional Block Diagram
1 A1 PROs A1 PROs Ver0.1 Ai9943 Complete 10-bit, 25MHz CCD Signal Processor General Description The Ai9943 is a complete analog signal processor for CCD applications. It features a 25 MHz single-channel
Moku:Lab. Specifications INSTRUMENTS. Moku:Lab, rev
Moku:Lab L I Q U I D INSTRUMENTS Specifications Moku:Lab, rev. 2018.1 Table of Contents Hardware 4 Specifications 4 Analog I/O 4 External trigger input 4 Clock reference 5 General characteristics 5 General
ADC Measurements PARISROC Chip. Selma Conforti Di Lorenzo OMEGA/LAL Orsay
ADC Measurements PARISROC Chip Selma Conforti Di Lorenzo OMEGA/LAL Orsay PARISROC ADC Measurements Ecole Microélectronique_11/16 octobre 2009 conforti@lal.in2p3.fr 2 TEST BOARD TEST BENCH ASIC FPGA USB
MSO Supplied with a full SDK including example programs Software compatible with Windows XP, Windows Vista and Windows 7 Free Technical Support
PicoScope 2205 MSO USB-POWERED MIXED SIGNAL OSCILLOSCOPE Think logically... 25 MHz analog bandwidth 100 MHz max. digital input frequency 200 MS/s mixed signal sampling Advanced digital triggers SDK and
High-resolution ADC operation up to 19.6 GHz clock frequency
INSTITUTE OF PHYSICS PUBLISHING Supercond. Sci. Technol. 14 (2001) 1065 1070 High-resolution ADC operation up to 19.6 GHz clock frequency SUPERCONDUCTOR SCIENCE AND TECHNOLOGY PII: S0953-2048(01)27387-4
Analog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D1 - A/D/A conversion systems» Sampling, spectrum aliasing» Quantization error» SNRq vs signal type and level»
ADC Based Measurements: a Common Basis for the Uncertainty Estimation. Ciro Spataro
ADC Based Measurements: a Common Basis for the Uncertainty Estimation Ciro Spataro Department of Electric, Electronic and Telecommunication Engineering - University of Palermo Viale delle Scienze, 90128