COMPUTER TECHNOLOGY 2015/2016 Exercises. Unit 7

Size: px
Start display at page:

Download "COMPUTER TECHNOLOGY 2015/2016 Exercises. Unit 7"

Transcription

1 COMPUTER TECHNOLOGY 05/06 Exercises. Unit 7 Test. Identify the function of the figure below: A F ABC+ ABC B F ABC+ AB+ ABC C Neither A nor B are true ) About the circuit of the figure below, tick the true answer: A This is an active-low output DEC x4 and all outputs are zero. B This is a decoder x4 and output signals are D0=0, D=0, D=; D3=0 C This is a DEC x4 and all outputs are

2 3) Identify the circuit of the figure below: A MUX 8x with two control inputs B MUX 8x with four control inputs C Answers A and B are false 4) Tick the function table that correspond to this circuit. A B C

3 5) About the circuit of the figure below, tick the true answer. f (0,0,,,) 0 f (,,0,0,) 0 A B C Answers A and B are false 6) Let us assume that ABC and xyz are the binary representations of numbers n and m in the figure below. Tick the true answer: A if n<4 then m=n+ B Always x=0, y=0, z=0 C Always x=0, y=, z=0 7) About the circuit below, tick the true answer. A If A=0, B=, C=, then X=0, Y=, Z=. B Always X=, Y=, Z= C If A=, B=, C=0, then X=0, Y=, Z=.

4 8) Find the correct implementation of function F( a, b, c) M (0,,4,5,7) E MUX 8x F a b c 0 E DEC 3x F c b a 0 E DEC 3x F a b c A B C 9) Tick the true sentence A The active-low enable MUX 6x contains eight 4-input AND gates. B The active-high enable MUX 6x contains sixteen 6-input AND gates. C COD 8x3 contains three 4-input AND gates 0) Find the false sentence A The code converters can be easily implemented by using encoders and decoders B DEC 3x8 and DMUX 8x can perform the same functionality C 7-segment decoder generates minterms.

5 Problems ) Imagine we want to design a combinational circuit to solve the following logic problem. A football club manager decides at the end of the season if the coach continues on the charge (F=) or not (F=0) depending on several aspects. Note that there are only two teams in this curious championship. If the team wins scoring more than 70 points, the coach goes on. Nevertheless, if the team wins but with less than 70 points, the coach will have the same fate than the one of the opponent coach. In case the team reaches 70 points without being the winner, the coach will have the contrary fate than the one of the opponent coach. Finally, when the team loses the championship scoring less than 70 points, the coach is fired. a) Define the inputs and outputs of the problem. b) Find the truth table c) Make an implementation of the logic circuit by using NOR gates In order to take a more collective decision, the manager achieves an agreement with the management board. They conclude that: if the team wins, the same earlier criteria are adopted, otherwise, the decision will be the one of the management board. d) Find the new truth table. e) Make an implementation of the logic circuit by using a MUX 4x. Choose the control inputs as you wish.

6 ) The figure below illustrates an irrigation system of two plots of land (X and Y). The system is composed of a windmill, an engine M, two water tanks controlled by their corresponding valves V X and V y. Note that the volume of tank X is twice the one of tank Y. Besides, tank A has got two level sensors A and B, whereas C has only one level sensor C (the location of sensors A, B and C can be seen in the figure). Finally, the wind sensor S is activated (S=0, active-low signal) when the wind speed is less than 0m/seg. The motor starts up when wind speed is less than 0m/seg and both tanks are not empty. Plot X is irrigated as soon as the tank is full and the wind speed is less than 0m/seg or if S= and the tank is half full. Plot Y is irrigated if and only if there is enough wind-speed and the water level reaches sensor B. a) - Identify input and output variables and set the don t care conditions. - Find the truth table of the problem. b) (.5 puntos) - Implement function M with only one MUX 4x and the necessary NAND gates. - Implement function V X with a DEC x4 network. - Implement V Y with DEC x4, MUX 4x and the necessary gates.

7 3) Figure represents a district with three car-parks (A, B and C) and six traffic lights with two lights each (red and green). As it can be seen in Figure, all streets are one way streets. The goal is to design a combinational circuit that somehow helps a supervisor to control the traffic lights. The supervisor manages the traffic lights through a keyboard composed of seven buttons numbered from 0 to 7. Each time a button is pushed, a specific path between two car-parks is established as follows: - Button opens the path from A to B - Button 3 opens the path from A to C - Button 4 opens the path from B to A - Button opens the path from B to C - Button 6 opens the path from C to A - Button 7 opens the path from C to B - Button 5 closes the traffic in the whole district. All traffic lights are red. - Button 0 disables the system. All traffic lights are OFF. Figure Figure a) Set the inputs and outputs of this combinational circuit. Find the corresponding truth table. b) Implement functions V and V (green lights) with one MUX 4x each. Take two MSB variables as control inputs for V and two LSB variables for V. c) Implement both functions V3 and V4 with only one active-low output DEC3x8 and the necessary gates. d) Implement function R5 (red light) using NAND gates. e) Implement function R6 using NOR gates.

8 4) A Court of Justice is composed of four members, the President (P), the Secretary (S), the Vocal (V) and Vocal (V). To make decisions the court has agreed in the following criteria: If the president absolves the accused, there are two options. First, if any other court member absolves, the accused is eventually acquitted. Second, if the rest of members vote guilty, the accused will be guilty. If the president's vote is 'guilty', the following occurs: If both vocal members plead him innocent, the verdict will be the one of the Secretary. If the votes of both vocal members are different, the verdict will be the one of the Secretary provided the Secretary and President agree, otherwise the accused will be not guilty. In the case both vocal members plead him guilty, the defendant will be guilty. The lawyer appeals (R) to a higher Court of Justice as long as there are at least two positive votes (acquittal) or when the President acquits the defendant. a) Identify inputs and outputs in this logical problem. Find the truth table and set the don t care conditions. Take the following encoding: 0=Innocent, =Guilty. b) Implement function V (verdict) with a MUX 4x and the necessary gates. Take V and V as control inputs. c) Implement the output function V (verdict) with a DEC 4x network (two level tree structure) d) Implement function R with NOR gates.

9 5) Analyze the circuit below and find the truth table. Calculate an equivalent circuit in which outputs A, B C and D are implemented as follows: - A must be implemented with a MUX 8x. Consider input d as MSB - B must be implemented with an active-low output DEC - C must be implemented with a MUX 4x, taking variables LSB as control inputs. - D must be implemented with an active-high output DEC

10 6) Design a combinational circuit that controls the following irrigation system. See figure. The system is composed of: two humidity sensors (A and B) inserted into the plot of land, two level sensors (C and D) located in a water tank, an hydraulic pump (W) which pumps water from a well and three sprinklers (X, Y and Z). The system works as follows - In general, sprinkler X activates when sensor A does not detect humidity (A=0); sprinkler Y starts up when sensor A or B or (A and B) do not detect humidity; sprinkler Z activates when sensor B does not detect humidity (B=0). - If the water tank is empty (C=0 y D=0), none of the sprinklers is activated with two exceptions: ) when only sensor A does not detect humidity, only X is activated, ) when only sensor B does not detect humidity, only sprinkler Z is activated. - Hydraulic pump (W) starts up if: a) The water tank is empty (C=0 y D=0) with the exception of that both sensors A and B detect humidity. b) The water tank is half full (C= y D=0) and both sensors A and B do not detect humidity. - Hydraulic pump (W) never is activated if the water tank is full (C= y D=). Consider that in the rest of cases W=0. a) Identify inputs, outputs and don t care conditions of the problem. Find the truth table. b) Implement X with a active-low output DEC 3x8. Find firstly the expression of W. c) Implement Y with a MUX 8x. d) Implement Z with two MUX 4x e) Implement W by means of a decoder and multiplexer network (two level tree structure)

Digital Electronics 8. Multiplexer & Demultiplexer

Digital Electronics 8. Multiplexer & Demultiplexer 1 Module -8 Multiplexers and Demultiplexers 1 Introduction 2 Principles of Multiplexing and Demultiplexing 3 Multiplexer 3.1 Types of multiplexer 3.2 A 2 to 1 multiplexer 3.3 A 4 to 1 multiplexer 3.4 Multiplex

More information

Digital Logic and Design (Course Code: EE222) Lecture 14: Combinational Contd.. Decoders/Encoders

Digital Logic and Design (Course Code: EE222) Lecture 14: Combinational Contd.. Decoders/Encoders Indian Institute of Technology Jodhpur, Year 28 29 Digital Logic and Design (Course Code: EE222) Lecture 4: Combinational Contd.. Decoders/Encoders Course Instructor: Shree Prakash Tiwari Email: sptiwari@iitj.ac.in

More information

Combinational Logic Design CH002

Combinational Logic Design CH002 Combinational Logic Design CH002 Figure 2.1 Circuit as a black box with inputs, outputs, and specifications Figure 2.2 Elements and nodes Figure 2.3 Combinational logic circuit Figure 2.4 Two OR implementations

More information

Logic Design I (17.341) Fall Lecture Outline

Logic Design I (17.341) Fall Lecture Outline Logic Design I (17.341) Fall 2011 Lecture Outline Class # 07 October 31, 2011 / November 07, 2011 Dohn Bowden 1 Today s Lecture Administrative Main Logic Topic Homework 2 Course Admin 3 Administrative

More information

Chapter 3 Combinational Logic Design

Chapter 3 Combinational Logic Design Logic and Computer Design Fundamentals Chapter 3 Combinational Logic Design Part 2 Combinational Logic Overview Part -Implementation Technology and Logic Design Design Concepts Fundamental concepts of

More information

MSI Design Examples. Designing a circuit that adds three 4-bit numbers

MSI Design Examples. Designing a circuit that adds three 4-bit numbers MSI Design Examples In this lesson, you will see some design examples using MSI devices. These examples are: Designing a circuit that adds three 4-bit numbers. Design of a 4-to-16 Decoder using five 2-to-4

More information

Encoders. Lecture 23 5

Encoders. Lecture 23 5 -A decoder with enable input can function as a demultiplexer a circuit that receives information from a single line and directs it to one of 2 n possible output lines. The selection of a specific output

More information

Lab 2: Combinational Circuits Design

Lab 2: Combinational Circuits Design Lab : Combinational Circuits Design PURPOSE: The purpose of this laboratory assignment is to investigate the design of combinational circuits using SSI circuits and basic logic gates such as ANDs, ORs,

More information

Odd-Prime Number Detector The table of minterms is represented. Table 13.1

Odd-Prime Number Detector The table of minterms is represented. Table 13.1 Odd-Prime Number Detector The table of minterms is represented. Table 13.1 Minterm A B C D E 1 0 0 0 0 1 3 0 0 0 1 1 5 0 0 1 0 1 7 0 0 1 1 1 11 0 1 0 1 1 13 0 1 1 0 1 17 1 0 0 0 1 19 1 0 0 1 1 23 1 0 1

More information

2 Building Blocks. There is often the need to compare two binary values.

2 Building Blocks. There is often the need to compare two binary values. 2 Building Blocks 2.1 Comparators There is often the need to compare two binary values. This is done using a comparator. A comparator determines whether binary values A and B are: 1. A = B 2. A < B 3.

More information

COMBINATIONAL CIRCUIT

COMBINATIONAL CIRCUIT Combinational circuit is a circuit in which we combine the different gates in the circuit, for example encoder, decoder, multiplexer and demultiplexer. Some of the characteristics of combinational circuits

More information

Logic diagram: a graphical representation of a circuit

Logic diagram: a graphical representation of a circuit LOGIC AND GATES Introduction to Logic (1) Logic diagram: a graphical representation of a circuit Each type of gate is represented by a specific graphical symbol Truth table: defines the function of a gate

More information

UNIT-IV Combinational Logic

UNIT-IV Combinational Logic UNIT-IV Combinational Logic Introduction: The signals are usually represented by discrete bands of analog levels in digital electronic circuits or digital electronics instead of continuous ranges represented

More information

University of Technology

University of Technology University of Technology Lecturer: Dr. Sinan Majid Course Title: microprocessors 4 th year Lecture 7 & 8 NAND and XOR Implementations Combinational Design Procedure NAND-NAND & NOR-NOR Networks DeMorgan

More information

(a) (b) (c) (d) (e) (a) (b) (c) (d) (e)

(a) (b) (c) (d) (e) (a) (b) (c) (d) (e) Exercises 97 Exercises Exercise 2. Write a oolean equation in sum-of-products canonical form for each of the truth tables in Figure 2.8. (d) (e) C C C D Figure 2.8 Truth tables for Exercises 2. and 2.3

More information

Digital Electronics. Functions of Combinational Logic

Digital Electronics. Functions of Combinational Logic Digital Electronics Functions of Combinational Logic Half-dder Basic rules of binary addition are performed by a half adder, which has two binary inputs ( and B) and two binary outputs (Carry out and Sum).

More information

LOGIC MODULES INTRODUCTION

LOGIC MODULES INTRODUCTION INTRODUCTION With littlebits logic modules, you can program in block form. The logic modules create rules for your circuit to follow, giving you more ability to create interesting and complex interactions.

More information

Asst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02)

Asst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02) 2145230 Aircraft Electricity and Electronics Asst. Prof. Thavatchai Tayjasanant, PhD Email: taytaycu@gmail.com aycu@g a co Power System Research Lab 12 th Floor, Building 4 Tel: (02) 218-6527 1 Chapter

More information

Combinational Logic Circuits. Combinational Logic

Combinational Logic Circuits. Combinational Logic Combinational Logic Circuits The outputs of Combinational Logic Circuits are only determined by the logical function of their current input state, logic 0 or logic 1, at any given instant in time. The

More information

(CSC-3501) Lecture 6 (31 Jan 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

(CSC-3501) Lecture 6 (31 Jan 2008) Seung-Jong Park (Jay)   CSC S.J. Park. Announcement Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 6 (31 Jan 2008) 1 Announcement 2 1 Reminder A logic circuit is composed of: Inputs Outputs Functional specification

More information

Solutions. ICS 151 Final. Q1 Q2 Q3 Q4 Total Credit Score. Instructions: Student ID. (Last Name) (First Name) Signature

Solutions. ICS 151 Final. Q1 Q2 Q3 Q4 Total Credit Score. Instructions: Student ID. (Last Name) (First Name) Signature ICS 151 Final Name Student ID Signature :, (Last Name) (First Name) : : Instructions: 1. Please verify that your paper contains 19 pages including this cover and 3 blank pages. 2. Write down your Student-Id

More information

ICS 151 Final. (Last Name) (First Name)

ICS 151 Final. (Last Name) (First Name) ICS 151 Final Name Student ID Signature :, (Last Name) (First Name) : : Instructions: 1. Please verify that your paper contains 19 pages including this cover and 3 blank pages. 2. Write down your Student-Id

More information

CSCI "Decoders & Demultiplexers"

CSCI Decoders & Demultiplexers CSCI 2150 -- "Decoders & Demultiplexers" Reading: Digital Fundamentals section 6.8 The Need for Decoders Digital signals are often used to enable something. For example, we've spoken in class of the basic

More information

ELECTROVATE. Electromania Problem Statement Discussion

ELECTROVATE. Electromania Problem Statement Discussion ELECTROVATE Electromania Problem Statement Discussion An Competition Basic Circuiting What is Electromania? Innovation Debugging Lets Revise the Basics Electronics Digital Analog Digital Electronics Similar

More information

Topic Notes: Digital Logic

Topic Notes: Digital Logic Computer Science 220 Assembly Language & Comp. Architecture Siena College Fall 20 Topic Notes: Digital Logic Our goal for the next couple of weeks is to gain a reasonably complete understanding of how

More information

Gates and Circuits 1

Gates and Circuits 1 1 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the behavior

More information

1. The decimal number 62 is represented in hexadecimal (base 16) and binary (base 2) respectively as

1. The decimal number 62 is represented in hexadecimal (base 16) and binary (base 2) respectively as BioE 1310 - Review 5 - Digital 1/16/2017 Instructions: On the Answer Sheet, enter your 2-digit ID number (with a leading 0 if needed) in the boxes of the ID section. Fill in the corresponding numbered

More information

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Digital Applications () Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Course Description This course covers digital techniques and numbering systems,

More information

EXPERIMENT NO 1 TRUTH TABLE (1)

EXPERIMENT NO 1 TRUTH TABLE (1) EPERIMENT NO AIM: To verify the Demorgan s theorems. APPARATUS REQUIRED: THEORY: Digital logic trainer and Patch cords. The digital signals are discrete in nature and can only assume one of the two values

More information

DIGITAL LOGIC CIRCUITS

DIGITAL LOGIC CIRCUITS LOGIC APPLICATIONS DIGITAL LOGIC CIRCUITS Noticed an analogy between the operations of switching devices, such as telephone switching circuits, and the operations of logical connectives What happens when

More information

Combinational Logic. Combinational Logic Design Process, Three State Buffers, Decoders, Multiplexers, Encoders, Demultiplexers, Other Considerations

Combinational Logic. Combinational Logic Design Process, Three State Buffers, Decoders, Multiplexers, Encoders, Demultiplexers, Other Considerations Combinational Logic Combinational Logic Design Process, Three State Buffers, Decoders, Multiplexers, Encoders, Demultiplexers, Other Considerations Copyright (c) 2012 Sean Key Combinational Logic Design

More information

Logic Circuit Design

Logic Circuit Design Logic Circuit Design we have studied Truth Tables Logic gates Logic algebra K-maps 1 All these are tools Tools Truth Tables Logic gates Logic algebra K-maps 2 All these are tools Tools Truth Tables Logic

More information

Module 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits

Module 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits 1 Module-4 Design and Analysis of Combinational Circuits 4.1 Motivation: This topic develops the fundamental understanding and design of adder, substractor, code converter multiplexer, demultiplexer etc

More information

Forename(s) Surname Number of seat

Forename(s) Surname Number of seat H National Quali cations 2015 X723/76/01 Mark Engineering Science FOR OFFICIAL USE TUESDAY, 12 MAY 1:00 PM 3:00 PM *X7237601* Fill in these boxes and read what is printed below. Full name of centre Town

More information

Chapter 3 Digital Logic Structures

Chapter 3 Digital Logic Structures Chapter 3 Digital Logic Structures Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2): 48 million IBM PowerPC 75FX (22): 38 million IBM/Apple PowerPC

More information

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam MIDTERM EXAMINATION 2011 (October-November) Q-21 Draw function table of a half adder circuit? (2) Answer: - Page

More information

Gates and and Circuits

Gates and and Circuits Chapter 4 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the

More information

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Course Description This course covers digital techniques and numbering

More information

LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output.

LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output. LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output. At any given moment, every terminal is in one of the two

More information

Practical Workbook Logic Design & Switching Theory

Practical Workbook Logic Design & Switching Theory Practical Workbook Logic Design & Switching Theory Name : Year : Batch : Roll No : Department: Second Edition Fall 2017-18 Dept. of Computer & Information Systems Engineering NED University of Engineering

More information

Chapter 1: Digital logic

Chapter 1: Digital logic Chapter 1: Digital logic I. Overview In PHYS 252, you learned the essentials of circuit analysis, including the concepts of impedance, amplification, feedback and frequency analysis. Most of the circuits

More information

Winter 14 EXAMINATION Subject Code: Model Answer P a g e 1/28

Winter 14 EXAMINATION Subject Code: Model Answer P a g e 1/28 Subject Code: 17333 Model Answer P a g e 1/28 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model

More information

Electronics. Digital Electronics

Electronics. Digital Electronics Electronics Digital Electronics Introduction Unlike a linear, or analogue circuit which contains signals that are constantly changing from one value to another, such as amplitude or frequency, digital

More information

7.1. Unit 7. Fundamental Digital Building Blocks: Decoders & Multiplexers

7.1. Unit 7. Fundamental Digital Building Blocks: Decoders & Multiplexers 7. Unit 7 Fundamental Digital Building Blocks: Decoders & Multiplexers CHECKER / DECODER 7.2 7.3 Gates Gates can have more than 2 inputs but the functions stay the same AND = output = if ALL inputs are

More information

Combinational Circuits: Multiplexers, Decoders, Programmable Logic Devices

Combinational Circuits: Multiplexers, Decoders, Programmable Logic Devices Combinational Circuits: Multiplexers, Decoders, Programmable Logic Devices Lecture 5 Doru Todinca Textbook This chapter is based on the book [RothKinney]: Charles H. Roth, Larry L. Kinney, Fundamentals

More information

a b c d e f g h 1 a b c d e f g h C A B B A C C X X C C X X C C A B B A C Diagram 1-2 Square names

a b c d e f g h 1 a b c d e f g h C A B B A C C X X C C X X C C A B B A C Diagram 1-2 Square names Chapter Rules and notation Diagram - shows the standard notation for Othello. The columns are labeled a through h from left to right, and the rows are labeled through from top to bottom. In this book,

More information

TABLE 3-2 Truth Table for Code Converter Example

TABLE 3-2 Truth Table for Code Converter Example 997 by Prentice-Hall, Inc. Mano & Kime Upper Saddle River, New Jersey 7458 T-28 TABLE 3-2 Truth Table for Code Converter Example Decimal Digit Input BCD Output Excess-3 A B C D W Y Z 2 3 4 5 6 7 8 9 Truth

More information

Digital Logic Design ELCT 201

Digital Logic Design ELCT 201 Faculty of Information Engineering and Technology Dr. Haitham Omran and Dr. Wassim Alexan Digital Logic Design ELCT 201 Winter 2017 Midterm Exam Second Chance Please tick the box of your major: IET MET

More information

Combinational logic. ! Regular logic: multiplexers, decoders, LUTs and FPGAs. ! Switches, basic logic and truth tables, logic functions

Combinational logic. ! Regular logic: multiplexers, decoders, LUTs and FPGAs. ! Switches, basic logic and truth tables, logic functions Combinational logic! Switches, basic logic and truth tables, logic functions! Algebraic expressions to gates! Mapping to different gates! Discrete logic gate components (used in labs and 2)! Canonical

More information

Learning Objectives:

Learning Objectives: Learning Objectives: At the end of this topic you will be able to; Analyse and design a DAC based on an op-amp summing amplifier to meet a given specification. 1 Digital and Analogue Information Module

More information

Subject: Analog and Digital Electronics Code:15CS32

Subject: Analog and Digital Electronics Code:15CS32 Subject: Analog and Digital Electronics Code:15CS32 Syllabus: The Basic Gates : Review of Basic Logic gates, Positive and Negative Logic, Introduction to HDL. Combinational Logic Circuits:Sum-of-Products

More information

Bayes stuff Red Cross and Blood Example

Bayes stuff Red Cross and Blood Example Bayes stuff Red Cross and Blood Example 42% of the workers at Motor Works are female, while 67% of the workers at City Bank are female. If one of these companies is selected at random (assume a 50-50 chance

More information

Lecture 3: Logic circuit. Combinational circuit and sequential circuit

Lecture 3: Logic circuit. Combinational circuit and sequential circuit Lecture 3: Logic circuit Combinational circuit and sequential circuit TRAN THI HONG HONG@IS.NAIST.JP Content Lecture : Computer organization and performance evaluation metrics Lecture 2: Processor architecture

More information

Chapter 5: Signal conversion

Chapter 5: Signal conversion Chapter 5: Signal conversion Learning Objectives: At the end of this topic you will be able to: explain the need for signal conversion between analogue and digital form in communications and microprocessors

More information

Digital Fundamentals

Digital Fundamentals Digital Fundamentals Tenth Edition Floyd Chapter 6 组合逻辑电路函数 Floyd, Digital Fundamentals, th ed 29 Pearson Education, Upper 28 Pearson Saddle River, Education NJ 7458. All Rights Reserved Summary Half-Adder

More information

CHW 261: Logic Design

CHW 261: Logic Design CHW 6: Logic Design Instructors: Prof. Hala Zayed Dr. Ahmed Shalaby http://www.bu.edu.eg/staff/halazayed4 http://bu.edu.eg/staff/ahmedshalaby4# Slide Copyright 6 by Pearson Education, Inc. Upper Saddle

More information

Overview. This lab exercise requires. A windows computer running Xilinx WebPack A Digilent board. Contains material Digilent, Inc.

Overview. This lab exercise requires. A windows computer running Xilinx WebPack A Digilent board. Contains material Digilent, Inc. Module 6: Combinational Circuit Blocks Revision: August 30, 2007 Overview This lab introduces several combinational circuits that are frequently used by digital designers, including a data selector (also

More information

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished Number system: the system used to count discrete units is called number system Decimal system: the number system that contains 10 distinguished symbols that is 0-9 or digits is called decimal system. As

More information

Chapter 3 Digital Logic Structures

Chapter 3 Digital Logic Structures Chapter 3 Digital Logic Structures Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2000): 48 million IBM PowerPC 750FX (2002): 38 million IBM/Apple

More information

Larger 5 & 6variable Karnaugh maps

Larger 5 & 6variable Karnaugh maps Larger 5 & 6variable Karnaugh maps Larger Karnaugh maps reduce larger logic designs. How large is large enough? That depends on the number of inputs, fan-ins, to the logic circuit under consideration.

More information

5. (Adapted from 3.25)

5. (Adapted from 3.25) Homework02 1. According to the following equations, draw the circuits and write the matching truth tables.the circuits can be drawn either in transistor-level or symbols. a. X = NOT (NOT(A) OR (A AND B

More information

Function Table of 74LS138, 3-to-8 Decoder +5V 6 G1 4 G2A 5 G2B. 4-to-16 Decoder using two 74LS139, 3-to-8 Decoder

Function Table of 74LS138, 3-to-8 Decoder +5V 6 G1 4 G2A 5 G2B. 4-to-16 Decoder using two 74LS139, 3-to-8 Decoder CS0 Digital Logic Design The XX8 -to-8 Decoder The -to-8, XX8 Decoder is also commonly used in logical circuits. Similar, to the -to- Decoder, the -to-8 Decoder has active-low outputs and three extra NOT

More information

Function Table of an Odd-Parity Generator Circuit

Function Table of an Odd-Parity Generator Circuit Implementation of an Odd-Parity Generator Circuit The first step in implementing any circuit is to represent its operation in terms of a Truth or Function table. The function table for an 8-bit data as

More information

Lecture #1. Course Overview

Lecture #1. Course Overview Lecture #1 OUTLINE Course overview Introduction: integrated circuits Analog vs. digital signals Lecture 1, Slide 1 Course Overview EECS 40: One of five EECS core courses (with 20, 61A, 61B, and 61C) introduces

More information

COUNTING AND PROBABILITY

COUNTING AND PROBABILITY CHAPTER 9 COUNTING AND PROBABILITY Copyright Cengage Learning. All rights reserved. SECTION 9.2 Possibility Trees and the Multiplication Rule Copyright Cengage Learning. All rights reserved. Possibility

More information

2 Logic Gates THE INVERTER. A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs.

2 Logic Gates THE INVERTER. A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs. 2 Logic Gates A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs. THE INVERTER The inverter (NOT circuit) performs the operation called inversion

More information

Unit 3. Logic Design

Unit 3. Logic Design EE 2: Digital Logic Circuit Design Dr Radwan E Abdel-Aal, COE Logic and Computer Design Fundamentals Unit 3 Chapter Combinational 3 Combinational Logic Logic Design - Introduction to Analysis & Design

More information

Lecture 02: Digital Logic Review

Lecture 02: Digital Logic Review CENG 3420 Lecture 02: Digital Logic Review Bei Yu byu@cse.cuhk.edu.hk CENG3420 L02 Digital Logic. 1 Spring 2017 Review: Major Components of a Computer CENG3420 L02 Digital Logic. 2 Spring 2017 Review:

More information

UNIT 2. Digital Signals: The basics of digital encoding and the use of binary systems.

UNIT 2. Digital Signals: The basics of digital encoding and the use of binary systems. UNIT 2 Digital Signals: The basics of digital encoding and the use of binary systems. Your Name Date of Submission CHEMISTRY 6158C Department of Chemistry University of Florida Gainesville, FL 32611 (Note:

More information

UNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS

UNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS UNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS STRUCTURE 2. Objectives 2. Introduction 2.2 Simplification of Boolean Expressions 2.2. Sum of Products 2.2.2 Product of Sums 2.2.3 Canonical

More information

Multiple input gates. The AND gate

Multiple input gates. The AND gate Multiple input gates Inverters and buffers exhaust the possibilities for single-input gate circuits. What more can be done with a single logic signal but to buffer it or invert it? To explore more logic

More information

2018 NASSC RULES INTRODUCTION

2018 NASSC RULES INTRODUCTION 2018 NASSC RULES INTRODUCTION Challenge and Championship Division students play in teams of two. High School Division students play as singles. All teams play eight games with the High School Division

More information

MEP Practice Book SA5

MEP Practice Book SA5 5 Probability 5.1 Probabilities MEP Practice Book SA5 1. Describe the probability of the following events happening, using the terms Certain Very likely Possible Very unlikely Impossible (d) (e) (f) (g)

More information

16 Multiplexers and De-multiplexers using gates and ICs. (74150, 74154)

16 Multiplexers and De-multiplexers using gates and ICs. (74150, 74154) 16 Multiplexers and De-multiplexers using gates and ICs. (74150, 74154) Aim: To design multiplexers and De-multiplexers using gates and ICs. (74150, 74154) Components required: Digital IC Trainer kit,

More information

DIGITAL ELECTRONICS. Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3

DIGITAL ELECTRONICS. Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3 DIGITAL ELECTRONICS Marking scheme : Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3 Aim: This experiment will investigate the function of the

More information

COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA

COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC LOGIC Logic is a branch of math that tries to look at problems in terms of being either true or false. It will use a set of statements to derive new true

More information

Active and Passive leads. A passive lead has little or no risk attached to it. It means playing safe and waiting for declarer to go wrong.

Active and Passive leads. A passive lead has little or no risk attached to it. It means playing safe and waiting for declarer to go wrong. Active and Passive leads What are they? A passive lead has little or no risk attached to it. It means playing safe and waiting for declarer to go wrong. An active lead is more risky. It involves trying

More information

Lesson 3. Takeout Doubles and Advances

Lesson 3. Takeout Doubles and Advances Lesson 3 Takeout Doubles and Advances Lesson Three: Takeout Doubles and Advances Preparation On Each Table: At Registration Desk: Class Organization: Teacher Tools: BETTER BRIDGE GUIDE CARD (see Appendix);

More information

EXPLICIT AND NORMAL FORM GAMES

EXPLICIT AND NORMAL FORM GAMES 1 EXPLICIT AND NORMAL FORM GAMES 2 EXPLICIT FORM GAMES Example. Game of Nim Consider a simple game where two players let us denote them 1, 2 have two piles at the table in front of them, each consisting

More information

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006 COE/EE2DI4 Midterm Test #1 Fall 2006 Page 1 Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006 Instructions: This examination paper includes 10 pages and 20 multiple-choice questions starting

More information

7.1. Unit 7. Fundamental Digital Building Blocks: Decoders & Multiplexers

7.1. Unit 7. Fundamental Digital Building Blocks: Decoders & Multiplexers 7. Unit 7 Fundamental Digital Building Blocks: Decoders & Multiplexers CHECKER / DECODER 7.2 7.3 Gates Gates can have more than 2 inputs but the functions stay the same AND = output = if ALL inputs are

More information

Written exam IE1204/5 Digital Design Friday 13/

Written exam IE1204/5 Digital Design Friday 13/ Written exam IE204/5 Digital Design Friday 3/ 207 08.00-2.00 General Information Examiner: Ingo Sander. Teacher: Kista, William Sandqvist tel 08-7904487 Teacher: Valhallavägen, Ahmed Hemani 08-7904469

More information

CHAPTER 3 BASIC & COMBINATIONAL LOGIC CIRCUIT

CHAPTER 3 BASIC & COMBINATIONAL LOGIC CIRCUIT CHAPTER 3 BASIC & COMBINATIONAL LOGIC CIRCUIT CHAPTER CONTENTS 3.1 Introduction to Basic Gates 3.2 Analysing A Combinational Logic Circuit 3.3 Design A Combinational Logic Circuit From Boolean Expression

More information

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI 6489 (Approved By AICTE,Newdelhi Affiliated To ANNA UNIVERSITY::Chennai) CS 62 DIGITAL ELECTRONICS LAB (REGULATION-23) LAB MANUAL DEPARTMENT OF

More information

Crapaud/Crapette. A competitive patience game for two players

Crapaud/Crapette. A competitive patience game for two players Version of 10.10.1 Crapaud/Crapette A competitive patience game for two players I describe a variant of the game in https://www.pagat.com/patience/crapette.html. It is a charming game which requires skill

More information

Fan in: The number of inputs of a logic gate can handle.

Fan in: The number of inputs of a logic gate can handle. Subject Code: 17333 Model Answer Page 1/ 29 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model

More information

MEP Practice Book ES5. 1. A coin is tossed, and a die is thrown. List all the possible outcomes.

MEP Practice Book ES5. 1. A coin is tossed, and a die is thrown. List all the possible outcomes. 5 Probability MEP Practice Book ES5 5. Outcome of Two Events 1. A coin is tossed, and a die is thrown. List all the possible outcomes. 2. A die is thrown twice. Copy the diagram below which shows all the

More information

ECE COMBINATIONAL BUILDING BLOCKS - INVEST 14 DATA TRANSFER

ECE COMBINATIONAL BUILDING BLOCKS - INVEST 14 DATA TRANSFER C 24 - COMBINATIONAL BUILDING BLOCKS - INVST 4 DATA TRANSFR FALL 23 A.P. FLZR To do "well" on this investigation you must not only get the right answers but must also do neat, complete and concise writeups

More information

Addition and Subtraction with Rational Numbers

Addition and Subtraction with Rational Numbers Addition and Subtraction with Rational Numbers Although baseball is considered America's national pastime, football attracts more television viewers in the U.S. The Super Bowl--the championship football

More information

Analog, Digital, and Logic

Analog, Digital, and Logic Analog, Digital, and Logic Analog and Digital A/D and D/A conversion Prof Carruthers (ECE @ BU) EK307 Notes Summer 2018 116 / 264 Analog and Digital Digital and Analog There are 10 kinds of people: those

More information

LEARN TO PLAY CHESS CONTENTS 1 INTRODUCTION. Terry Marris December 2004

LEARN TO PLAY CHESS CONTENTS 1 INTRODUCTION. Terry Marris December 2004 LEARN TO PLAY CHESS Terry Marris December 2004 CONTENTS 1 Kings and Queens 2 The Rooks 3 The Bishops 4 The Pawns 5 The Knights 6 How to Play 1 INTRODUCTION Chess is a game of war. You have pieces that

More information

3. Bishops b. The main objective of this lesson is to teach the rules of movement for the bishops.

3. Bishops b. The main objective of this lesson is to teach the rules of movement for the bishops. page 3-1 3. Bishops b Objectives: 1. State and apply rules of movement for bishops 2. Use movement rules to count moves and captures 3. Solve problems using bishops The main objective of this lesson is

More information

Data output signals May or may not be same a input signals

Data output signals May or may not be same a input signals Combinational Logic Part 2 We ve been looking at simple combinational logic elements Gates, buffers, and drivers Now ready to go on to larger blocks MSI - Medium Scale Integration or Integrate Circuits

More information

Design IV. E232 Fall 07

Design IV. E232 Fall 07 Design IV Fall 07 Class 7 Bruce McNair bmcnair@stevens.edu 7-1/27 Example Low-Pass Filter Design (like HW2 Problem 3.18) A(f) db f Cutoff (corner) frequency 7-2/27 Transmission Systems Analog signal transmission

More information

1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e.

1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e. Name: Multiple Choice 1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e.) 8 2.) The output of an OR gate with

More information

Analog Inputs and Outputs

Analog Inputs and Outputs Analog Inputs and Outputs PLCs must also work with continuous or analog signals. Typical analog signals are 0-10 VDC or 4-20 ma. Analog signals are used to represent changing values such as speed, temperature,

More information

IES Digital Mock Test

IES Digital Mock Test . The circuit given below work as IES Digital Mock Test - 4 Logic A B C x y z (a) Binary to Gray code converter (c) Binary to ECESS- converter (b) Gray code to Binary converter (d) ECESS- To Gray code

More information

Exercise 1: AND/NAND Logic Functions

Exercise 1: AND/NAND Logic Functions Exercise 1: AND/NAND Logic Functions EXERCISE OBJECTIVE When you have completed this exercise, you will be able to determine the operation of an AND and a NAND logic gate. You will verify your results

More information

FRIDAY, 18 MAY 1.00 PM 4.00 PM. Where appropriate, you may use sketches to illustrate your answer.

FRIDAY, 18 MAY 1.00 PM 4.00 PM. Where appropriate, you may use sketches to illustrate your answer. X036/13/01 NATIONAL QUALIFICATIONS 2012 FRIDAY, 18 MAY 1.00 PM 4.00 PM TECHNOLOGICAL STUDIES ADVANCED HIGHER 200 marks are allocated to this paper. Answer all questions in Section A (120 marks). Answer

More information

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM LIST OF EXPERIMENTS. Study of logic gates. 2. Design and implementation of adders and subtractors using logic gates. 3. Design and implementation of code converters using logic gates. 4. Design and implementation

More information