FAMILY PACKAGE TABLE PACKAGE TYPES UNIVERSAL SHUTDOWN CHANNELS MSOP PDIP SOIC TSSOP
|
|
- Maryann Houston
- 5 years ago
- Views:
Transcription
1 Wide Bandwidth... MHz High Output Drive I OH ma at V DD.5 V I OL ma at.5 V High Slew Rate SR V/µs SR... 9 V/µs Wide Supply Range V to 6 V Supply Current....9 ma/channel Ultralow Power Shutdown Mode I DD µa/channel Low Input Noise Voltage nv Hz Input Offset Voltage...6 µv Ultra-Small Packages 8 or Pin MSOP (TLC8//2/3) description SLOS254D JUNE 999 REVISED FEBRUARY 24 Operational Amplifier The first members of TI s new BiMOS general-purpose operational amplifier family are the TLC8x. The BiMOS family concept is simple: provide an upgrade path for BiFET users who are moving away from dual-supply to single-supply systems and demand higher ac and dc performance. With performance rated from 4.5 V to 6 V across commercial ( C to 7 C) and an extended industrial temperature range ( 4 C to 25 C), BiMOS suits a wide range of audio, automotive, industrial, and instrumentation applications. Familiar features like offset nulling pins, and new features like MSOP PowerPAD packages and shutdown modes, enable higher levels of performance in a variety of applications. Developed in TI s patented LBC3 BiCMOS process, the new BiMOS amplifiers combine a very high input impedance, low-noise CMOS front end with a high-drive bipolar output stage, thus providing the optimum performance features of both. AC performance improvements over the TL8x BiFET predecessors include a bandwidth of MHz (an increase of 3%) and voltage noise of 8.5 nv/ Hz (an improvement of 6%). DC improvements include an ensured V ICR that includes ground, a factor of 4 reduction in input offset voltage down to.5 mv (maximum) in the standard grade, and a power supply rejection improvement of greater than 4 db to 3 db. Added to this list of impressive features is the ability to drive ±5-mA loads comfortably from an ultrasmall-footprint MSOP PowerPAD package, which positions the TLC8x as the ideal high-performance general-purpose operational amplifier family. FAMILY PACKAGE TABLE DEVICE NO. OF PACKAGE TYPES UNIVERSAL SHUTDOWN CHANNELS MSOP PDIP SOIC TSSOP EVM BOARD TLC Yes TLC TLC Refer to the EVM Selection Guide TLC Yes (Lit# SLOU6) TLC TLC Yes + Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments. Copyright 2 24 Texas Instruments Incorporated
2 SLOS254D JUNE 999 REVISED FEBRUARY 24 TLC8 and TLC8 AVAILABLE OPTIONS PACKAGED DEVICES TA SMALL OUTLINE SMALL OUTLINE (D) (DGN) C to 7 C 4 C to 25 C TLC8CD TLC8CD TLC8ID TLC8ID TLC8AID TLC8AID TLC8CDGN TLC8CDGN TLC8IDGN TLC8IDGN SYMBOL xxtiacw xxtiacy xxtiacx xxtiacz PLASTIC DIP (P) TLC8CP TLC8CP TLC8IP TLC8IP TLC8AIP TLC8AIP This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLC8CDR). TA C to 7 C 4 C to 25 C TLC82 and TLC83 AVAILABLE OPTIONS PACKAGED DEVICES SMALL MSOP OUTLINE (D) (DGN) SYMBOL (DGQ) SYMBOL TLC82CD TLC83CD TLC82ID TLC83ID TLC82AID TLC83AID TLC82CDGN TLC82IDGN xxtiadz xxtiaea TLC83CDGQ TLC83IDGQ xxtiaeb xxtiaec PLASTIC DIP (N) TLC83CN TLC83IN TLC83AIN This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLC82CDR). xx represents the device date code. PLASTIC DIP (P) TLC82CP TLC82IP TLC82AIP TA C to 7 C 4 C to 25 C TLC84 and TLC85 AVAILABLE OPTIONS PACKAGED DEVICES SMALL OUTLINE (D) TLC84CD TLC85CD TLC84ID TLC85ID TLC84AID TLC85AID PLASTIC DIP (N) TLC84CN TLC85CN TLC84IN TLC85IN TLC84AIN TLC85AIN TSSOP (PWP) TLC84CPWP TLC85CPWP TLC84IPWP TLC85IPWP TLC84AIPWP TLC85AIPWP This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLC84CDR). 2
3 SLOS254D JUNE 999 REVISED FEBRUARY 24 TLC8x PACKAGE PINOUTS TLC8 D, DGN, OR P PACKAGE (TOP VIEW) TLC8 D, DGN, OR P PACKAGE (TOP VIEW) TLC82 D, DGN, OR P PACKAGE (TOP VIEW) NULL IN IN+ GND SHDN V DD OUT NULL NULL IN IN+ GND NC V DD OUT NULL OUT IN IN+ GND V DD 2OUT 2IN 2IN+ TLC83 DGQ PACKAGE (TOP VIEW) TLC83 D OR N PACKAGE (TOP VIEW) TLC84 D OR N PACKAGE (TOP VIEW) OUT IN IN+ GND SHDN V DD 2OUT 2IN 2IN+ 2SHDN OUT IN IN+ GND NC SHDN NC V DD 2OUT 2IN 2IN+ NC 2SHDN NC OUT IN IN+ V DD 2IN+ 2IN 2OUT OUT 4IN 4IN+ GND 3IN+ 3IN 3OUT TLC84 PWP PACKAGE (TOP VIEW) TLC85 D OR N PACKAGE (TOP VIEW) TLC85 PWP PACKAGE (TOP VIEW) OUT IN IN+ VDD 2IN+ 2IN 2OUT NC NC NC OUT 4IN 4IN+ GND 3IN+ 3IN 3OUT NC NC NC OUT IN IN+ V DD 2IN+ 2IN 2OUT /2SHDN OUT 4IN 4IN+ GND 3IN+ 3IN 3OUT 3/4SHDN OUT IN IN+ VDD 2IN+ 2IN 2OUT /2SHDN NC NC OUT 4IN 4IN+ GND 3IN+ 3IN 3OUT 3/4SHDN NC NC NC No internal connection TYPICAL PIN INDICATORS Pin Printed or Molded Dot Pin Stripe Pin Bevel Edges Pin Molded U Shape 3
4 SLOS254D JUNE 999 REVISED FEBRUARY 24 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V DD (see Note ) V Differential input voltage range, V ID ±V DD Continuous total power dissipation See Dissipation Rating Table Operating free-air temperature range, T A : C suffix C to 7 C I suffix C to 25 C Maximum junction temperature, T J C Storage temperature range, T stg C to 5 C Lead temperature,6 mm (/6 inch) from case for seconds C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE : All voltage values, except differential voltages, are with respect to GND. PACKAGE recommended operating conditions Supply voltage, VDD DISSIPATION RATING TABLE θjc ( C/W) θja ( C/W) TA 25 C POWER RATING D (8) mw D (4) mw D (6) mw DGN (8) W DGQ () W N (4, 6) mw P (8) mw PWP (2) W MIN MAX UNIT Single supply V Split supply ±2.25 ±8 Common-mode input voltage, VICR GND VDD 2 V Shutdown on/off voltage level Operating free-air temperature, TA Relative to the voltage on the GND terminal of the device. VIH 2 VIL.8 C-suffix 7 I-suffix 4 25 V C 4
5 SLOS254D JUNE 999 REVISED FEBRUARY 24 electrical characteristics at specified free-air temperature, V DD = 5 V (unless otherwise noted) PARAMETER TEST CONDITIONS TA MIN TYP MAX UNIT TLC8//2/3, 25 C 39 9 TLC84/5 Full range 3 VIO Input offset voltage VDD = 5 V, µvv VIC = 2.5 V, TLC8//2/3A, 25 C 39 4 VO O = 2.5 V, TLC84/5A Full range 2 RS = 5 Ω Temperature coefficient of input αvio.2 µv/ C C offset voltage IIO IIB Input offset current Input bias current VICR Common-mode input voltage RS = 5 Ω VOH High-level output voltage VIC = 2.5 V VOL Low-level output voltage VIC = 2.5 V IOS Short-circuit output current 25 C.9 5 TLC8XC pa VDD = 5 V, Full range TLC8XI 7 VIC = 2.5 V, VO = 2.5 V, 25 C 3 5 RS = 5 Ω TLC8XC pa Full range TLC8XI 7 IOH = ma IOH = 2 ma IOH = 35 ma IOH = 5 ma IOL = ma IOL = 2 ma IOL = 35 ma IOL = 5 ma 25 C Full range to 3. to 3. to 3.5 to C Full range C Full range 3.5 V 25 C V Full range C C to 85 C 3 25 C.8.25 Full range C Full range C V Full range.7 25 C C to 85 C Sourcing 25 C Sinking 25 C VOH =.5 V from positive rail 25 C 57 IO Output current VOL =.5 V from negative rail 25 C 55 Full range is C to 7 C for C suffix and 4 C to 25 C for I suffix. If not specified, full range is 4 C to 25 C..7 ma ma 5
6 SLOS254D JUNE 999 REVISED FEBRUARY 24 electrical characteristics at specified free-air temperature, V DD = 5 V (unless otherwise noted) (continued) AVD PARAMETER TEST CONDITIONS TA MIN TYP MAX UNIT Large-signal differential voltage amplification VO(PP) = 3 V, RL = kω 25 C 2 Full range ri(d) Differential input resistance 25 C GΩ CIC Common-mode input capacitance f = khz 25 C 22.9 pf zo Closed-loop output impedance f = khz, AV = 25 C.25 Ω CMRR Common-mode rejection ratio VIC = to 3 V, RS = 5 Ω ksvr 25 C 8 Full range 8 Supply voltage rejection ratio VDD = 4.5 V to 6 V, VIC = VDD /2, 25 C 8 ( VDD / VIO) No load Full range 8 IDD Supply current (per channel) VO = 2.5 V, No load 25 C Full range 3.5 Supply current in shutdown IDD(SHDN) mode (per channel) SHDN.8 V (TLC8, TLC83, TLC85) 25 C Full range Full range is C to 7 C for C suffix and 4 C to 25 C for I suffix. If not specified, full range is 4 C to 25 C. db db db ma µaa 6
7 SLOS254D JUNE 999 REVISED FEBRUARY 24 operating characteristics at specified free-air temperature, V DD = 5 V (unless otherwise noted) SR+ SR Vn PARAMETER TEST CONDITIONS TA MIN TYP MAX UNIT Positive slew rate at unity gain Negative slew rate at unity gain Equivalent input noise voltage VO(PP) =.8 V, CL = 5 pf, 25 C 6 RL = kω Full range 9.5 VO(PP) =.8 V, CL = 5 pf, 25 C RL = kω Full range f = Hz 25 C 2 f = khz 25 C 8.5 V/µs V/µs nv/ Hz In Equivalent input noise current f = khz 25 C.6 fa / Hz AV =.2% VO(PP) = 3 V, THD + N Total harmonic distortion plus noise RL = kω and 25 Ω, AV = 25 C.2% f = khz AV =.85% t(on) Amplifier turnon time 25 C.5 µs t(off) Amplifier turnoff time RL = kω 25 C.3 µs ts φm Gain-bandwidth product f = khz, RL = kω 25 C MHz Settling time Phase margin Gain margin V(STEP)PP = V, AV =, CL = pf, RL = kω V(STEP)PP = V, AV =, CL = 47 pf, RL = kω RL = kω, RL = kω, RL = kω, RL = kω,.%.8.%.% 25 C.39.8.%.39 CL = 5 pf CL = pf CL = 5 pf CL = pf Full range is C to 7 C for C suffix and 4 C to 25 C for I suffix. If not specified, full range is 4 C to 25 C. Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value. 25 C 25 C µss db 7
8 SLOS254D JUNE 999 REVISED FEBRUARY 24 electrical characteristics at specified free-air temperature, V DD = 2 V (unless otherwise noted) PARAMETER TEST CONDITIONS TA MIN TYP MAX UNIT TLC84/2/3, 25 C 39 9 TLC84/5 Full range 3 VIO Input offset voltage VDD = 2 V µvv VIC = 6 V, TLC84/2/3A, 25 C 39 4 VO O = 6 V, TLC84/5A Full range 2 RS = 5 Ω Temperature coefficient of input αvio.2 µv/ C C offset voltage IIO IIB Input offset current Input bias current VICR Common-mode input voltage RS = 5 Ω VOH High-level output voltage VIC = 6 V VOL Low-level output voltage VIC = 6 V IOS Short-circuit output current 25 C.5 5 TLC8xC pa VDD = 2 V Full range TLC8xI 7 VIC = 6 V, VO = 6 V, 25 C 2 5 RS = 5 Ω TLC8xC pa Full range TLC8xI 7 IOH = ma IOH = 2 ma IOH = 35 ma IOH = 5 ma IOL = ma IOL = 2 ma IOL = 35 ma IOL = 5 ma 25 C Full range to. to. to.5 to.5 25 C..2 Full range 25 C.8 Full range.7 V 25 C.6.7 V Full range.3 25 C C to 85 C.2 25 C.7.25 Full range C Full range.5 25 C.4.52 V Full range.6 25 C C to 85 C Sourcing 25 C 5 Sinking 25 C 5 VOH =.5 V from positive rail 25 C 57 IO Output current VOL =.5 V from negative rail 25 C 55 Full range is C to 7 C for C suffix and 4 C to 25 C for I suffix. If not specified, full range is 4 C to 25 C..65 ma ma 8
9 SLOS254D JUNE 999 REVISED FEBRUARY 24 electrical characteristics at specified free-air temperature, V DD = 2 V (unless otherwise noted) (continued) AVD PARAMETER TEST CONDITIONS TA MIN TYP MAX UNIT Large-signal differential voltage amplification VO(PP) = 8 V, RL = kω 25 C 2 4 Full range 2 ri(d) Differential input resistance 25 C GΩ CIC Common-mode input capacitance f = khz 25 C 2.6 pf zo Closed-loop output impedance f = khz, AV = 25 C.25 Ω CMRR Common-mode rejection ratio VIC = to V, RS = 5 Ω ksvr 25 C 8 Full range 8 Supply voltage rejection ratio VDD = 4.5 V to 6 V, VIC = VDD /2, 25 C 8 ( VDD / VIO) No load Full range 8 IDD Supply current (per channel) VO = 7.5 V, No load 25 C Full range 3.5 Supply current in shutdown IDD(SHDN) mode (TLC8, TLC83, SHDN.8 V TLC85) (per channel) 25 C Full range Full range is C to 7 C for C suffix and 4 C to 25 C for I suffix. If not specified, full range is 4 C to 25 C. db db db ma µaa 9
10 SLOS254D JUNE 999 REVISED FEBRUARY 24 operating characteristics at specified free-air temperature, V DD = 2 V (unless otherwise noted) SR+ SR Vn PARAMETER TEST CONDITIONS TA MIN TYP MAX UNIT Positive slew rate at unity gain Negative slew rate at unity gain Equivalent input noise voltage VO(PP) = 2 V, CL = 5 pf, 25 C 6 RL = kω Full range 9.5 VO(PP) = 2 V, CL = 5 pf, 25 C RL = kω Full range f = Hz 25 C 4 f = khz 25 C 8.5 V/µs V/µs nv/ Hz In Equivalent input noise current f = khz 25 C.6 fa / Hz AV =.2% VO(PP) = 8 V, THD + N Total harmonic distortion plus noise RL = kω and 25 Ω, AV = 25 C.5% f = khz AV =.22% t(on) Amplifier turnon time 25 C.47 µs t(off) Amplifier turnoff time RL = kω 25 C 2.5 µs ts φm Gain-bandwidth product f = khz, RL = kω 25 C MHz Settling time Phase margin Gain margin V(STEP)PP = V, AV =, CL = pf, RL = kω V(STEP)PP = V, AV =, CL = 47 pf, RL = kω RL = kω, RL = kω, RL = kω, RL = kω,.%.7.%.% 25 C.22.7.%.29 CL = 5 pf CL = pf CL = 5 pf CL = pf Full range is C to 7 C for C suffix and 4 C to 25 C for I suffix. If not specified, full range is 4 C to 25 C. Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value. 25 C 25 C µss db
11 SLOS254D JUNE 999 REVISED FEBRUARY 24 TYPICAL CHARACTERISTICS Table of Graphs FIGURE VIO Input offset voltage Common-mode input voltage, 2 IIO Input offset current Free-air temperature 3, 4 IIB Input bias current Free-air temperature 3, 4 VOH High-level output voltage High-level output current 5, 7 VOL Low-level output voltage Low-level output current 6, 8 Zo Output impedance Frequency 9 IDD Supply current Supply voltage PSRR Power supply rejection ratio Frequency CMRR Common-mode rejection ratio Frequency 2 Vn Equivalent input noise voltage Frequency 3 VO(PP) Peak-to-peak output voltage Frequency 4, 5 Crosstalk Frequency 6 Differential voltage gain Frequency 7, 8 Phase Frequency 7, 8 φm Phase margin Load capacitance 9, 2 SR THD + N Gain margin Load capacitance 2, 22 Gain-bandwidth product Supply voltage 23 Slew rate Total harmonic distortion plus noise Supply voltage Free-air temperature 24 25, 26 Frequency 27, 28 Peak-to-peak output voltage 29, 3 Large-signal follower pulse response 3, 32 Small-signal follower pulse response 33 Large-signal inverting pulse response 34, 35 Small-signal inverting pulse response 36 Shutdown forward isolation Frequency 37, 38 Shutdown reverse isolation Frequency 39, 4 Shutdown supply current Supply voltage 4 Free-air temperature 42 Shutdown pulse 43, 44
12 SLOS254D JUNE 999 REVISED FEBRUARY 24 TYPICAL CHARACTERISTICS V IO Input Offset Voltage µ V INPUT OFFSET VOLTAGE COMMON-MODE INPUT VOLTAGE VDD = 5 V 8 TA = 25 C VICR Common-Mode Input Voltage V Figure V IO Input Offset Voltage µ V INPUT OFFSET VOLTAGE COMMON-MODE INPUT VOLTAGE 5 3 VDD = 2 V TA = 25 C VICR Common-Mode Input Voltage V Figure 2 / I IO Input Bias and Input Offset Current pa I IB INPUT BIAS CURRENT AND INPUT OFFSET CURRENT FREE-AIR TEMPERATURE VDD = 5 V IIB TA Free Air Temperature C Figure 3 IIO / I IO Input Bias and Input Offset Current pa I IB INPUT BIAS CURRENT AND INPUT OFFSET CURRENT FREE-AIR TEMPERATURE VDD = 2 V TA Free-Air Temperature C Figure 4 IIO IIB V OH High-Level Output Voltage V HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT VDD = 5 V TA = 4 C TA = 7 C TA = 25 C IOH - High-Level Output Current - ma Figure 5 V OL Low-Level Output Voltage V LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT VDD = 5 V TA = 7 C TA = 25 C TA = 4 C IOL - Low-Level Output Current - ma Figure 6 2. HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT. LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT OUTPUT IMPEDANCE FREQUENCY V OH High-Level Output Voltage V TA = 25 C TA = 7 C VDD = 2 V TA = 4 C IOH - High-Level Output Current - ma Figure 7 V OL Low-Level Output Voltage V TA = 25 C TA = 7 C TA = 4 C. VDD = 2 V IOL - Low-Level Output Current - ma Figure 8 Z o Output Impedance Ω.. k VDD = 5 V and 2 V AV = AV = AV = k k f - Frequency - Hz Figure 9 M M 2
13 SLOS254D JUNE 999 REVISED FEBRUARY 24 TYPICAL CHARACTERISTICS I DD Supply Current ma SUPPLY CURRENT SUPPLY VOLTAGE TA = 4 C TA = 7 C TA = 25 C AV =.2 SHDN = VDD Per Channel VDD Supply Voltage - V Figure Power Supply Rejection Ratio db PSRR POWER SUPPLY REJECTION RATIO FREQUENCY VDD = 5 V k VDD = 2 V k f Frequency Hz Figure k M M CMRR Common-Mode Rejection Ratio db COMMON-MODE REJECTION RATIO FREQUENCY k VDD = 5 V and 2 V k k M M f - Frequency - Hz Figure 2 nv/ Hz V n Equivalent Input Noise Voltage EQUIVALENT INPUT NOISE VOLTAGE FREQUENCY VDD = 5 V VDD = 2 V k k f Frequency Hz Figure 3 k V O(PP) Peak-to-Peak Output Voltage V k PEAK-TO-PEAK OUTPUT VOLTAGE FREQUENCY VDD = 2 V VDD = 5 V THD+N < = 5% RL = 6 Ω k M M f - Frequency - Hz Figure 4 V O(PP) Peak-to-Peak Output Voltage V k PEAK-TO-PEAK OUTPUT VOLTAGE FREQUENCY VDD = 2 V VDD = 5 V THD+N < = 5% RL= kω k M M f - Frequency - Hz Figure 5 Crosstalk db VDD = 5 V and 2 V AV = RL = kω VI(PP) = 2 V For All Channels CROSSTALK FREQUENCY 4 6 k k f Frequency Hz Figure 6 k 3
14 SLOS254D JUNE 999 REVISED FEBRUARY 24 TYPICAL CHARACTERISTICS DIFFERENTIAL VOLTAGE GAIN AND PHASE FREQUENCY 8 DIFFERENTIAL VOLTAGE GAIN AND PHASE FREQUENCY 8 Different Voltage Gain db A VD k k Gain VDD = ±2.5 V RL = kω CL = pf k M f Frequency Hz Figure 7 Phase M M Phase Different Voltage Gain db A VD k k Gain VDD = ±6 V RL = kω CL = pf TA = 25 C k M f Frequency Hz Figure 8 Phase M M Phase 4 35 PHASE MARGIN LOAD CAPACITANCE Rnull = Ω Rnull = Ω 45 4 PHASE MARGIN LOAD CAPACITANCE Rnull = Ω GAIN MARGIN LOAD CAPACITANCE Rnull = Ω φ m Phase Margin VDD = 5 V RL = kω Rnull = 5 Ω Rnull = 2 Ω φ m Phase Margin Rnull = Ω VDD = 2 V RL = kω Rnull = 5 Ω Rnull = 2 Ω G Gain Margin db VDD = 5 V RL = kω Rnull = 5 Ω Rnull = Ω Rnull = 2 Ω CL Load Capacitance pf Figure 9 CL Load Capacitance pf Figure 2 CL Load Capacitance pf Figure 2 φ m Phase Margin db GAIN MARGIN LOAD CAPACITANCE Rnull = 5 Ω VDD = 2 V RL = kω Rnull = Ω CL Load Capacitance pf Figure 22 Rnull = Ω Rnull = 2 Ω GBWP - Gain Bandwidth Product - MHz GAIN BANDWIDTH PRODUCT SUPPLY VOLTAGE CL = pf RL = 6 Ω RL = kω VDD - Supply Voltage - V Figure 23 SR Slew Rate V/ µ s SLEW RATE SUPPLY VOLTAGE RL = 6 Ω and kω CL = 5 pf AV = Slew Rate Slew Rate VDD - Supply Voltage - V Figure
15 SLOS254D JUNE 999 REVISED FEBRUARY 24 TYPICAL CHARACTERISTICS SR Slew Rate V/ µ s SLEW RATE FREE-AIR TEMPERATURE Slew Rate Slew Rate + VDD = 5 V RL= 6 Ω and kω CL = 5 pf AV = SR Slew Rate V/ µ s SLEW RATE FREE-AIR TEMPERATURE Slew Rate + VDD = 2 V RL= 6 Ω and kω CL = 5 pf AV = Slew Rate Total Harmonic Distortion + Noise %. TOTAL HARMONIC DISTORTION PLUS NOISE FREQUENCY. AV = AV = AV = VDD = 5 V VO(PP) = 2 V RL = kω TA - Free-Air Temperature - C Figure TA - Free-Air Temperature - C Figure 26. k k f Frequency Hz Figure 27 k Total Harmonic Distortion + Noise %.. TOTAL HARMONIC DISTORTION PLUS NOISE FREQUENCY AV = AV = AV =. k k f Frequency Hz Figure 28 VDD = 2 V VO(PP) = 8 V RL = kω LARGE SIGNAL FOLLOWER PULSE RESPONSE k Total Harmonic Distortion + Noise % TOTAL HARMONIC DISTORTION PLUS NOISE PEAK-TO-PEAK OUTPUT VOLTAGE... VDD = 5 V AV = f = khz RL = 6 Ω RL = 25 Ω RL = kω VO(PP) Peak-to-Peak Output Voltage V Figure 29 LARGE SIGNAL FOLLOWER PULSE RESPONSE Total Harmonic Distortion + Noise % TOTAL HARMONIC DISTORTION PLUS NOISE PEAK-TO-PEAK OUTPUT VOLTAGE... VDD = 2 V AV = f = khz VO(PP) Peak-to-Peak Output Voltage V Figure 3 RL = 6 Ω RL = 25 Ω RL = kω SMALL SIGNAL FOLLOWER PULSE RESPONSE VI ( V/Div) VI (5 V/Div) VI(mV/Div) Output Voltage V V O VO (5 mv/div) VDD = 5 V RL = 6 Ω and kω CL = 8 pf Output Voltage V V O VO (2 V/Div) VDD = 2 V RL = 6 Ω and kω CL = 8 pf V O Output Voltage V VO(5mV/Div) VDD = 5 V and 2 V RL = 6 Ω and kω CL = 8 pf t Time µs Figure t Time µs Figure t Time µs Figure
16 SLOS254D JUNE 999 REVISED FEBRUARY 24 TYPICAL CHARACTERISTICS LARGE SIGNAL INVERTING PULSE RESPONSE LARGE SIGNAL INVERTING PULSE RESPONSE SMALL SIGNAL INVERTING PULSE RESPONSE Output Voltage V V O VI (2 V/div) VDD = 5 V RL = 6 Ω and kω CL = 8 pf Output Voltage V V O VI (5 V/div) VDD = 2 V RL = 6 Ω and kω CL = 8 pf Output Voltage V V O VI ( mv/div) VDD = 5 V and 2 V RL = 6 Ω and kω CL = 8 pf VO (5 mv/div) VO (5 mv/div) VO (2 V/Div) t Time µs Figure t Time µs Figure t Time µs Figure 36 Sutdown Forward Isolation - db SHUTDOWN FORWARD ISOLATION FREQUENCY RL = kω VDD = 5 V CL= pf VI(PP) =., 2.5, and 5 V RL = 6 Ω Sutdown Forward Isolation - db SHUTDOWN FORWARD ISOLATION FREQUENCY RL = kω VDD = 2 V CL= pf VI(PP) =., 8, 2 V RL = 6 Ω Sutdown Reverse Isolation - db SHUTDOWN REVERSE ISOLATION FREQUENCY RL = kω VDD = 5 V CL= pf VI(PP) =., 2.5, and 5 V RL = 6 Ω 2 k k k M M f - Frequency - Hz Figure 37 M 2 k k k M M f - Frequency - Hz Figure 38 M 2 k k k M M f - Frequency - Hz Figure 39 M Sutdown Reverse Isolation - db k SHUTDOWN REVERSE ISOLATION FREQUENCY RL = kω VDD = 2 V CL= pf VI(PP) =., 8, 2 V RL = 6 Ω k k M M f - Frequency - Hz Figure 4 M I DD(SHDN) Shutdown Supply Current - µ A SHUTDOWN SUPPLY CURRENT SUPPLY VOLTAGE Shutdown On RL = open VIN = VDD/ VDD - Supply Voltage - V Figure 4 I DD(SHDN) Shutdown Supply Current - µ A SHUTDOWN SUPPLY CURRENT FREE-AIR TEMPERATURE AV = VIN = VDD/2 VDD = 2 V VDD = 5 V TA - Free-Air Temperature - C Figure
17 SLOS254D JUNE 999 REVISED FEBRUARY 24 TYPICAL CHARACTERISTICS I DD Supply Current ma SHUTDOWN PULSE Shutdown Pulse VDD = 5 V CL= 8 pf IDD RL = kω IDD RL = 6 Ω SD Off t - Time - µs Figure Shutdown Pulse - V I DD Supply Current ma SHUTDOWN PULSE Shutdown Pulse VDD = 2 V CL= 8 pf IDD RL = kω IDD RL = 6 Ω SD Off t - Time - µs Figure Shutdown Pulse - V PARAMETER MEASUREMENT INFORMATION _ + Rnull RL CL Figure 45 APPLICATION INFORMATION input offset voltage null circuit The TLC8 and TLC8 has an input offset nulling function. Refer to Figure 46 for the diagram. IN IN + + N kω N2 OUT R NOTE A: R = 5.6 kω for offset voltage adjustment of ± mv. R = 2 kω for offset voltage adjustment of ±3 mv. VDD Figure 46. Input Offset Voltage Null Circuit 7
18 SLOS254D JUNE 999 REVISED FEBRUARY 24 driving a capacitive load APPLICATION INFORMATION When the amplifier is configured in this manner, capacitive loading directly on the output will decrease the device s phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than pf, it is recommended that a resistor be placed in series (R NULL ) with the output of the amplifier, as shown in Figure 47. A minimum value of 2 Ω should work well for most applications. RF Input RG _ + RNULL Output CLOAD Figure 47. Driving a Capacitive Load offset voltage The output offset voltage, (V OO ) is the sum of the input offset voltage (V IO ) and both input bias currents (I IB ) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage: RF RG IIB RS VI + + VO IIB+ V OO V IO R F R G I IB R S R F R G I IB R F Figure 48. Output Offset Voltage Model 8
19 high speed CMOS input amplifiers SLOS254D JUNE 999 REVISED FEBRUARY 24 APPLICATION INFORMATION The TLC8x is a family of high-speed low-noise CMOS input operational amplifiers that has an input capacitance of the order of 2 pf. Any resistor used in the feedback path adds a pole in the transfer function equivalent to the input capacitance multiplied by the combination of source resistance and feedback resistance. For example, a gain of, a source resistance of kω, and a feedback resistance of kω add an additional pole at approximately 8 MHz. This is more apparent with CMOS amplifiers than bipolar amplifiers due to their greater input capacitance. This is of little consequence on slower CMOS amplifiers, as this pole normally occurs at frequencies above their unity-gain bandwidth. However, the TLC8x with its -MHz bandwidth means that this pole normally occurs at frequencies where there is on the order of 5dB gain left and the phase shift adds considerably. The effect of this pole is the strongest with large feedback resistances at small closed loop gains. As the feedback resistance is increased, the gain peaking increases at a lower frequency and the 8 phase shift crossover point also moves down in frequency, decreasing the phase margin. For the TLC8x, the maximum feedback resistor recommended is 5 kω; larger resistances can be used but a capacitor in parallel with the feedback resistor is recommended to counter the effects of the input capacitance pole. The TLC83 with a -V step response has an 8% overshoot with a natural frequency of 3.5 MHz when configured as a unity gain buffer and with a -kω feedback resistor. By adding a -pf capacitor in parallel with the feedback resistor, the overshoot is reduced to 4% and eliminates the natural frequency, resulting in a much faster settling time (see Figure 49). The -pf capacitor was chosen for convenience only. Load capacitance had little effect on these measurements due to the excellent output drive capability of the TLC8x. V O Output Voltage V VOUT VIN With CF = pf VDD = ±5 V AV = + RF = kω RL = 6 Ω CL = 22 pf t - Time - µs 2 V I Input Voltage V IN pf kω _ + 5 Ω 6 Ω 22 pf Figure 49. -V Step Response 9
20 SLOS254D JUNE 999 REVISED FEBRUARY 24 general configurations APPLICATION INFORMATION When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 5). RG RF VI R V O V I C + f 3dB R F R G src VO 2 RC Figure 5. Single-Pole Low-Pass Filter If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier. VI R R2 C2 C + _ R = R2 = R C = C2 = C Q = Peaking Factor (Butterworth Q =.77) f 3dB 2 RC RG RF RG = ( RF 2 Q ) Figure 5. 2-Pole Low-Pass Sallen-Key Filter 2
21 SLOS254D JUNE 999 REVISED FEBRUARY 24 APPLICATION INFORMATION shutdown function Three members of the TLC8x family (TLC8/3/5) have a shutdown terminal (SHDN) for conserving battery life in portable applications. When the shutdown terminal is tied low, the supply current is reduced to 25 µa/channel, the amplifier is disabled, and the outputs are placed in a high-impedance mode. To enable the amplifier, the shutdown terminal can either be left floating or pulled high. When the shutdown terminal is left floating, care should be taken to ensure that parasitic leakage current at the shutdown terminal does not inadvertently place the operational amplifier into shutdown. The shutdown terminal threshold is always referenced to the voltage on the GND terminal of the device. Therefore, when operating the device with split supply voltages (e.g. ±2.5 V), the shutdown terminal needs to be pulled to V DD (not system ground) to disable the operational amplifier. The amplifier s output with a shutdown pulse is shown in Figures 43 and 44. The amplifier is powered with a single 5-V supply and is configured as noninverting with a gain of 5. The amplifier turnon and turnoff times are measured from the 5% point of the shutdown pulse to the 5% point of the output waveform. The times for the single, dual, and quad are listed in the data tables. Figures 37, 38, 39, and 4 show the amplifier s forward and reverse isolation in shutdown. The operational amplifier is configured as a voltage follower (A V = ). The isolation performance is plotted across frequency using. V PP, 2.5 V PP, and 5 V PP input signals at ±2.5 V supplies and. V PP, 8 V PP, and 2 V PP input signals at ±6 V supplies. circuit layout considerations To achieve the levels of high performance of the TLC8x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following. Ground planes It is highly recommended that a ground plane be used on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance. Proper power supply decoupling Use a 6.8-µF tantalum capacitor in parallel with a.-µf ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a.-µf ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the.-µf capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than. inches between the device power terminals and the ceramic capacitors. Sockets Sockets can be used but are not recommended. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation. Short trace runs/compact part placements Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier. Surface-mount passive components Using surface-mount passive components is recommended for high performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible. 2
22 SLOS254D JUNE 999 REVISED FEBRUARY 24 general PowerPAD design considerations APPLICATION INFORMATION The TLC8x is available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted [see Figure 52(a) and Figure 52(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 52(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad. The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device. The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking. DIE Side View (a) Thermal Pad DIE End View (b) Bottom View (c) NOTE B: The thermal pad is electrically isolated from all terminals in the package. Figure 52. Views of Thermally Enhanced DGN Package Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach. Single or Dual Thermal Pad Area Quad 68 mils x 7 mils with 5 vias (Via diameter = 3 mils) 78 mils x 94 mils with 9 vias (Via diameter = 3 mils) Figure 53. PowerPAD PCB Etch and Via Pattern 22
23 SLOS254D JUNE 999 REVISED FEBRUARY 24 APPLICATION INFORMATION general PowerPAD design considerations (continued). Prepare the PCB with a top side etch pattern as shown in Figure 53. There should be etch for the leads as well as etch for the thermal pad. 2. Place five holes (dual) or nine holes (quad) in the area of the thermal pad. These holes should be 3 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow. 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the TLC8x IC. These additional vias may be larger than the 3-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem. 4. Connect all holes to the internal ground plane. 5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the TLC8x PowerPAD package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole. 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes (dual) or nine holes (quad) exposed. The bottom-side solder mask should cover the five or nine holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process. 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals. 8. With these preparatory steps in place, the TLC8x IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed. For a given θ JA, the maximum power dissipation is shown in Figure 54 and is calculated by the following formula: P D T MAX T A JA Where: P D = Maximum power dissipation of TLC8x IC (watts) T MAX = Absolute maximum junction temperature (5 C) T A = Free-ambient air temperature ( C) θ JA = θ JC + θ CA θ JC = Thermal coefficient from junction to case θ CA = Thermal coefficient from case to ambient air ( C/W) 23
24 SLOS254D JUNE 999 REVISED FEBRUARY 24 APPLICATION INFORMATION general PowerPAD design considerations (continued) Maximum Power Dissipation W MAXIMUM POWER DISSIPATION FREE-AIR TEMPERATURE DGN Package Low-K Test PCB θ JA = 52.3 C/W PDIP Package Low-K Test PCB θ JA = 4 C/W PWP Package Low-K Test PCB θ JA = 29.7 C/W SOT-23 Package Low-K Test PCB θ JA = 324 C/W T J = 5 C SOIC Package Low-K Test PCB θ JA = 76 C/W TA Free-Air Temperature C NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB. Figure 54. Maximum Power Dissipation Free-Air Temperature The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multi-amplifier devices. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents. The other key factor when dealing with power dissipation is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device, θ JA decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual or quad amplifier packages, the sum of the RMS output currents and voltages should be used to choose the proper package. 24
25 macromodel information SLOS254D JUNE 999 REVISED FEBRUARY 24 APPLICATION INFORMATION Macromodel information provided was derived using Microsim Parts, the model generation software used with Microsim PSpice. The Boyle macromodel (see Note ) and subcircuit in Figure 55 are generated using the TLC8x typical electrical and operating characteristics at T A = 25 C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 2% (in most cases): Maximum positive output voltage swing Unity-gain frequency Maximum negative output voltage swing Common-mode rejection ratio Slew rate Phase margin Quiescent power dissipation DC output resistance Input bias current AC output resistance Open-loop voltage amplification Short-circuit output current limit NOTE 2: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, Macromodeling of Integrated Circuit Operational Amplifiers, IEEE Journal of Solid-State Circuits, SC-9, 353 (974). PSpice and Parts are trademarks of MicroSim Corporation. 25
26 SLOS254D JUNE 999 REVISED FEBRUARY 24 APPLICATION INFORMATION VDD RP 2 IN IN + DP 3 RSS ISS J J2 RD C 2 RD2 VC DC + R2 53 EGND 9 + VB 6 GCM 99 + FB C2 GA 9 RO2 HLIM 7 + VLIM 8 + DLP DLN VLP VLN + GND VAD + + VE * TLC8X_5V 5V operational amplifier macromodel subcircuit * created using Parts release 8. on 2/6/99 at 4:3 * Parts is a MicroSim product. * * connections: non-inverting input * inverting input * positive power supply * negative power supply * output *.subckt TLC8X_5V * c E 2 c E 2 css E 5 dc 5 53 dy de 54 5 dy dlp 9 9 dx dln 92 9 dx dp 4 3 dx egnd 99 poly(2) (3,) (4,).5.5 fb 7 99 poly(5) vb vc ve vlp vln 3.984E6 E3 E3 4E6 4E6 4 6 *DEVICE=TLC8X_5V, OPAMP, PJF, INT 54 DE OUT ga E 6 gcm E 6 ioff 6 dc.22e 6 iss 3 dc 3.4E 6 hlim 9 vlim K j 2 jx j2 2 jx2 r2 6 9.E3 rd E3 rd E3 ro 8 5 ro rp E3 rss E6 vb 9 dc vc 3 53 dc.5537 ve 54 4 dc vlim 7 8 dc vlp 9 dc 7.6 vln 92 dc 7.6.model dx D(Is=8.E 8).model dy D(Is=8.E 8 Rs=m Cjo=p).model jx PJF(Is=8.E 5 Beta=.24E 3 Vto= ).model jx2 PJF(Is=8.E 5 Beta=.24E 3 Vto= ).ends 5 RO Figure 55. Boyle Macromodel and Subcircuit 26
27 SLOS254D JUNE 999 REVISED FEBRUARY 24 THERMAL PAD MECHANICAL DATA DGQ (S PDSO G) PowerPAD PLASTIC SMALL-OUTLINE 27
28 SLOS254D JUNE 999 REVISED FEBRUARY 24 THERMAL PAD MECHANICAL DATA DGN (S PDSO G8) PowerPAD PLASTIC SMALL-OUTLINE Top View 8 5 Exposed Pad,73 MAX 4,78 MAX Not to Scale PPTD4 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA2 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA4. Both documents are available at PowerPAD is a trademark of Texas Instruments 28
29 SLOS254D JUNE 999 REVISED FEBRUARY 24 PWP (R PDSO G4) THERMAL PAD MECHANICAL DATA PowerPAD PLASTIC SMALL OUTLINE PPTD
30 SLOS254D JUNE 999 REVISED FEBRUARY 24 THERMAL PAD MECHANICAL DATA PWP (R PDSO G6) PowerPAD PLASTIC SMALL OUTLINE PPTD24 3
31
32 MECHANICAL DATA MPDIA JANUARY 995 REVISED JUNE 999 P (R-PDIP-T8) PLASTIC DUAL-IN-LINE 8.4 (,6).355 (9,2) 5.26 (6,6).24 (6,) 4.7 (,78) MAX.2 (,5) MIN.325 (8,26).3 (7,62).5 (,38).2 (5,8) MAX Gage Plane Seating Plane.25 (3,8) MIN. (,25) NOM.2 (,53).5 (,38). (2,54). (,25) M.43 (,92) MAX 4482/D 5/98 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Falls within JEDEC MS- For the latest package information, go to POST OFFICE BOX DALLAS, TEXAS 75265
33
34
35
36 MECHANICAL DATA MSOI2B JANUARY 995 REVISED SEPTEMBER 2 D (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE 8 PINS SHOWN.5 (,27).2 (,5).4 (,35). (,25) (6,2).228 (5,8).8 (,2) NOM.57 (4,).5 (3,8) Gage Plane 4 A 8. (,25).44 (,2).6 (,4) Seating Plane.69 (,75) MAX. (,25).4 (,).4 (,) DIM PINS ** A MAX.97 (5,).344 (8,75).394 (,) A MIN (4,8) (8,55).386 (9,8) 4447/E 9/ NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion, not to exceed.6 (,5). D. Falls within JEDEC MS-2 POST OFFICE BOX DALLAS, TEXAS 75265
37
38 MECHANICAL DATA MPDIA JANUARY 995 REVISED JUNE 999 P (R-PDIP-T8) PLASTIC DUAL-IN-LINE 8.4 (,6).355 (9,2) 5.26 (6,6).24 (6,) 4.7 (,78) MAX.2 (,5) MIN.325 (8,26).3 (7,62).5 (,38).2 (5,8) MAX Gage Plane Seating Plane.25 (3,8) MIN. (,25) NOM.2 (,53).5 (,38). (2,54). (,25) M.43 (,92) MAX 4482/D 5/98 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Falls within JEDEC MS- For the latest package information, go to POST OFFICE BOX DALLAS, TEXAS 75265
39
40
41
42
43
44
45 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio Data Converters dataconverter.ti.com Automotive DSP dsp.ti.com Broadband Interface interface.ti.com Digital Control Logic logic.ti.com Military Power Mgmt power.ti.com Optical Networking Microcontrollers microcontroller.ti.com Security Telephony Video & Imaging Wireless Mailing Address: Texas Instruments Post Office Box Dallas, Texas Copyright 24, Texas Instruments Incorporated
TLC070, TLC071, TLC072, TLC073, TLC074, TLC075, TLC07xA FAMILY OF WIDE-BANDWIDTH HIGH-OUTPUT-DRIVE SINGLE SUPPLY OPERATIONAL AMPLIFIERS
Wide Bandwidth... MHz High Output Drive I OH... 7 ma at V DD. V I OL... ma at. V High Slew Rate SR+... 6 V/µs SR... 9 V/µs Wide Supply Range.... V to 6 V Supply Current....9 ma/channel Ultralow Power Shutdown
More informationFAMILY PACKAGE TABLE PACKAGE TYPES UNIVERSAL SHUTDOWN CHANNELS MSOP PDIP SOIC TSSOP
Wide Bandwidth... 10 MHz High Output Drive I OH... 57 ma at V DD 1.5 V I OL... 55 ma at 0.5 V High Slew Rate SR+... 16 V/µs SR... 19 V/µs Wide Supply Range... 4.5 V to 16 V Supply Current... 1.9 ma/channel
More informationFAMILY PACKAGE TABLE PACKAGE TYPES UNIVERSAL SHUTDOWN CHANNELS MSOP PDIP SOIC TSSOP
Wide Bandwidth... 10 MHz High Output Drive I OH... 57 ma at V DD 1.5 V I OL... 55 ma at 0.5 V High Slew Rate SR+... 16 V/µs SR... 19 V/µs Wide Supply Range... 4.5 V to 16 V Supply Current... 1.9 ma/channel
More informationFAMILY PACKAGE TABLE PACKAGE TYPES UNIVERSAL SHUTDOWN CHANNELS MSOP PDIP SOIC TSSOP
Wide Bandwidth... 1 MHz High Output Drive I OH... 57 ma at V DD 1.5 V I OL... 55 ma at.5 V High Slew Rate SR+... 16 V/µs SR... 19 V/µs Wide Supply Range... 4.5 V to 16 V Supply Current... 1.9 ma/channel
More informationTLC227x, TLC227xA Advanced LinCMOS RAIL-TO-RAIL OPERATIONAL AMPLIFIERS
TLC7x, TLC7xA SLOS9E FEBRUARY 997 REVISED MARCH Output Swing Includes Both Supply Rails Low Noise...9 nv/ Hz Typ at f = khz Low Input Bias Current... pa Typ Fully Specified for Both Single-Supply and Split-Supply
More informationFAMILY PACKAGE TABLE PACKAGE TYPES UNIVERSAL SHUTDOWN CHANNELS MSOP PDIP SOIC TSSOP
Wide Bandwidth... MHz High Output Drive I OH... 57 ma at V DD.5 V I OL... 55 ma at.5 V High Slew Rate SR+... 6 V/µs SR... 9 V/µs Wide Supply Range... 4.5 V to 6 V Supply Current....9 ma/channel Ultralow
More informationTLV271, TLV272, TLV274 FAMILY OF 550-µA/Ch 3-MHz RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS
Rail-To-Rail Output Wide Bandwidth... MHz High Slew Rate.... V/µs Supply Voltage Range....7 V to 6 V Supply Current... 55 µa/channel Input Noise Voltage... 9 nv/ Hz Input Bias Current... pa Specified Temperature
More informationTHS6092, THS ma, +12 V ADSL CPE LINE DRIVERS
Remote Terminal ADSL Line Driver Ideal for Both Full Rate ADSL and G.Lite Compatible With 1:2 Transformer Ratio Wide Supply Voltage Range 5 V to 14 V Ideal for Single Supply 12-V Operation Low 2.1 pa/
More informationFAMILY PACKAGE TABLE PACKAGE TYPES UNIVERSAL EVM SHUTDOWN CHANNELS PDIP SOIC SOT-23 TSSOP MSOP
CMOS Rail-To-Rail Input/Output Input Bias Current...2.5 pa Low Supply Current... 6 µa/channel Ultra-Low Power Shutdown Mode - I DD(SHDN)... 35 na/ch at 3 V - I DD(SHDN)... na/ch at 5 V Gain-Bandwidth Product...
More informationTHS MHz HIGH-SPEED AMPLIFIER
THS41 27-MHz HIGH-SPEED AMPLIFIER Very High Speed 27 MHz Bandwidth (Gain = 1, 3 db) 4 V/µsec Slew Rate 4-ns Settling Time (.1%) High Output Drive, I O = 1 ma Excellent Video Performance 6 MHz Bandwidth
More informationTLC226x, TLC226xA Advanced LinCMOS RAIL-TO-RAIL OPERATIONAL AMPLIFIERS
Output Swing includes Both Supply Rails Low Noise... 2 nv/ Hz Typ at f = khz Low Input Bias Current... pa Typ Fully Specified for Both Single-Supply and Split-Supply Operation Low Power... µa Max Common-Mode
More informationTHS4061, THS MHz HIGH-SPEED AMPLIFIERS
High Speed 8 MHz Bandwidth (G =, 3 db) V/µs Slew Rate -ns Settling Time (.%) High Output Drive, I O = 5 ma (typ) Excellent Video Performance 75 MHz. db Bandwidth (G = ).2% Differential Gain.2 Differential
More informationTLC227x, TLC227xA, TLC227xY Advanced LinCMOS RAIL-TO-RAIL OPERATIONAL AMPLIFIERS SLOS190 FEBRUARY 1997
SLOS19 FEBRUARY 1997 Output Swing Includes Both Supply Rails Low Noise...9 nv/ Hz Typ at f = 1 khz Low Input Bias Current...1 pa Typ Fully Specified for Both Single-Supply and Split-Supply Operation Common-Mode
More informationTHS4081, THS MHz LOW-POWER HIGH-SPEED AMPLIFIERS
Ultralow 3.4 ma Per Channel Quiescent Current High Speed 175 MHz Bandwidth ( 3 db, G = 1) 3 V/µs Slew Rate 43 ns Settling Time (.1%) High Output Drive, I O = 5 ma (typ) Excellent Video Performance 35 MHz
More informationµa78m00 SERIES POSITIVE-VOLTAGE REGULATORS
The µa78m15 is obsolete and 3-Terminal Regulators Output Current Up To 500 No External Components Internal Thermal-Overload Protection KC (TO-220) PACKAGE (TOP IEW) µa78m00 SERIES POSITIE-OLTAGE REGULATORS
More informationCD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541
CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541 Data sheet acquired from Harris Semiconductor SCHS189C January 1998 - Revised July 2004 High-Speed CMOS Logic Octal Buffer and Line Drivers, Three-State
More informationTLE2227, TLE2227Y, TLE2237, TLE2237Y EXCALIBUR LOW-NOISE HIGH-SPEED PRECISION DUAL OPERATIONAL AMPLIFIERS
Outstanding Combination of DC Precision and AC Performance: Unity-Gain Bandwidth... 15 MHz Typ V n... 3.3 nv/ Hz at f = 1 Hz Typ,.5 nv/ Hz at f = 1 khz Typ V IO... 1 µv Typ A VD... 5 V/µV Typ With R L
More informationNE5532, NE5532A DUAL LOW-NOISE OPERATIONAL AMPLIFIERS
Equivalent Input Noise Voltage 5 nv/ Hz Typ at 1 khz Unity-Gain Bandwidth... 10 MHz Typ Common-Mode Rejection Ratio... 100 db Typ High dc Voltage Gain... 100 V/mV Typ Peak-to-Peak Output Voltage Swing
More informationTPA6110A2 150-mW STEREO AUDIO POWER AMPLIFIER
TPA6A2 5-mW STEREO AUDIO POWER AMPLIFIER SLOS34 DECEMBER 2 5 mw Stereo Output PC Power Supply Compatible Fully Specified for 3.3 V and 5 V Operation Operation to 2.5 V Pop Reduction Circuitry Internal
More informationdescription/ordering information
Meets or Exceeds TIA/EIA-232-F and ITU Recommendation V.28 Operates From a Single 5-V Power Supply With 1.0-F Charge-Pump Capacitors Operates Up To 120 kbit/s Two Drivers and Two Receivers ±30-V Input
More informationTLV2442, TLV2442A, TLV2444, TLV2444A Advanced LinCMOS RAIL-TO-RAIL OUTPUT WIDE-INPUT-VOLTAGE OPERATIONAL AMPLIFIERS
Output Swing Includes Both Supply Rails Extended Common-Mode Input Voltage Range... V to. V (Min) at -V Single Supply No Phase Inversion Low Noise... 6 nv/ Hz Typ at f = khz Low Input Offset Voltage 9
More informationTL070 JFET-INPUT OPERATIONAL AMPLIFIER
Low Power Consumption Wide Common-Mode and Differential Voltage Ranges Low Input Bias and Offset Currents Output Short-Circuit Protection Low Total Harmonic Distortion.3% Typ Low Noise V n = 8 nv/ Hz Typ
More informationFAMILY PACKAGE TABLE PACKAGE TYPES UNIVERSAL EVM SHUTDOWN CHANNELS PDIP SOIC SOT-23 TSSOP MSOP
CMOS Rail-To-Rail Input/Output Input Bias Current...2.5 pa Low Supply Current... 6 µa/channel Ultra-Low Power Shutdown Mode - I DD(SHDN)... 35 na/ch at 3 V - I DD(SHDN)... na/ch at 5 V Gain-Bandwidth Product...
More informationLM158, LM158A, LM258, LM258A LM358, LM358A, LM2904, LM2904Q DUAL OPERATIONAL AMPLIFIERS
Wide Range of Supply oltages: Single Supply...3 to 30 (LM2904 and LM2904Q...3 to 26 ) or Dual Supplies Low Supply-Current Drain Independent of Supply oltage... 0.7 Typ Common-Mode Input oltage Range Includes
More informationHigh Speed PWM Controller
High Speed PWM Controller application INFO available FEATURES Compatible with Voltage or Current Mode Topologies Practical Operation Switching Frequencies to 1MHz 50ns Propagation Delay to Output High
More informationTLC271, TLC271A, TLC271B LinCMOS PROGRAMMABLE LOW-POWER OPERATIONAL AMPLIFIERS
Input Offset Voltage Drift...Typically. µv/month, Including the First 3 Days Wide Range of Supply Voltages Over Specified Temperature Range: C 7 C...3 V 6 V 4 C 85 C...4 V 6 V 55 C 25 C...5 V 6 V Single-Supply
More informationTHS4061, THS MHz HIGH-SPEED AMPLIFIERS
High Speed 80 MHz Bandwidth (G =, 3 db) 00 V/µs Slew Rate 0-ns Settling Time (0.%) High Output Drive, I O = 5 ma (typ) Excellent Video Performance 75 MHz 0. db Bandwidth (G = ) 0.02% Differential Gain
More informationTLV226x, TLV226xA Advanced LinCMOS RAIL-TO-RAIL OPERATIONAL AMPLIFIERS
Output Swing Includes Both Supply Rails Low Noise... 2 nv/ Hz Typ at f = khz Low Input Bias Current... pa Typ Fully Specified for Both Single-Supply and Split-Supply Operation Low Power... 5 µa Max Common-Mode
More informationavailable options TA PACKAGED DEVICE FEATURES 40 C to 85 C ONET2501PARGT 2.5-Gbps limiting amplifier with LOS and RSSI
features Multi-Rate Operation from 155 Mbps Up to 2.5 Gbps Low Power Consumption Input Offset Cancellation High Input Dynamic Range Output Disable Output Polarity Select CML Data Outputs Receive Signals
More informationSN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCLS181E DECEMBER 1982 REVISED AUGUST 2003 Wide Operating Voltage Range of 2 V to 6 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption,
More informationTLV2211, TLV2211Y Advanced LinCMOS RAIL-TO-RAIL MICROPOWER SINGLE OPERATIONAL AMPLIFIERS
Output Swing Includes Both Supply Rails Low Noise... nv/ Hz Typ at f = khz Low Input Bias Current... pa Typ Very Low Power... µa Per Channel Typ Common-Mode Input Voltage Range Includes Negative Rail Wide
More informationPOSITIVE-VOLTAGE REGULATORS
www.ti.com FEATURES µa78m00 SERIES POSITIVE-VOLTAGE REGULATORS SLVS059P JUNE 1976 REVISED OCTOBER 2005 3-Terminal Regulators High Power-Dissipation Capability Output Current up to 500 ma Internal Short-Circuit
More informationdescription/ordering information
Equivalent Input Noise Voltage 5 nv/ Hz Typ at 1 khz Unity-Gain Bandwidth... 10 MHz Typ Common-Mode Rejection Ratio... 100 db Typ High dc Voltage Gain... 100 V/mV Typ Peak-to-Peak Output Voltage Swing
More informationORDERING INFORMATION TOP-SIDE
SCES JULY Control Inputs V IH /V IL Levels are Referenced to V CCA Voltage V CC Isolation Feature If Either V CC Input Is at, Both Ports Are in the High-Impedance State Overvoltage-Tolerant Inputs/Outputs
More informationSN74LVC2244ADWR OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS. description/ordering information
Operates From 1.65 V to 3.6 V Inputs Accept Voltages to 5.5 V Max t pd of 5.5 ns at 3.3 V Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required Typical V OLP (Output
More informationTHS4011, THS MHz LOW-DISTORTION HIGH-SPEED AMPLIFIERS
Very High Speed 290 MHz Bandwidth (G =, 3 db) 30 V/µs Slew Rate 37 ns Settling Time (0.%) Very Low Distortion THD = 80 dbc (f = MHz, R L = 50 Ω) 0 ma Output Current Drive (Typical) 7.5 nv/ Hz Voltage Noise
More information1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE
SN74CBTLV326 LOW-VOLTAGE QUADRUPLE FET BUS SWITCH SCDS03H DECEMBER 997 REVISED APRIL 2003 Standard 26-Type Pinout 5-Ω Switch Connection Between Two Ports Isolation Under Power-Off Conditions Latch-up Performance
More informationTL494 PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power-Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationSN54HC541, SN74HC541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
Wide Operating Voltage Range of 2 V to 6 V High-Current 3-State Outputs Drive Bus Lines Directly or Up To 15 LSTTL Loads Low Power Consumption, 80-µA Max I CC Typical t pd = 10 ns ±6-mA Output Drive at
More informationMC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS
Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 3-State, TTL-Compatible s Fast Transition Times Operates From Single 5-V Supply
More informationRC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS
Continuous-Short-Circuit Protection Wide Common-Mode and Differential Voltage Ranges No Frequency Compensation Required Low Power Consumption No Latch-Up Unity Gain Bandwidth... MHz Typ Gain and Phase
More informationua733c, ua733m DIFFERENTIAL VIDEO AMPLIFIERS
-MHz Bandwidth -kω Input Resistance Selectable Nominal Amplification of,, or No Frequency Compensation Required Designed to be Interchangeable With Fairchild ua7c and ua7m description The ua7 is a monolithic
More informationSN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS
Bidirectional Transceivers Meet or Exceed the Requirements of ANSI Standards TIA/EIA--B and TIA/EIA-8-A and ITU Recommendations V. and X.7 Designed for Multipoint Transmission on Long Bus Lines in Noisy
More informationLM317 3-TERMINAL ADJUSTABLE REGULATOR
3-TERMINAL ABLE REGULATOR Output Voltage Range Adjustable From 1.25 V to 37 V Output Current Greater Than 1.5 A Internal Short-Circuit Current Limiting Thermal Overload Protection Output Safe-Area Compensation
More informationFAMILY PACKAGE TABLE A SELECTION OF SINGLE-SUPPLY OPERATIONAL AMPLIFIER PRODUCTS VDD (V) SLEW RATE. BW (MHz)
High Slew Rate....5 V/µs Typ High-Gain Bandwidth... 5. MHz Typ Supply Voltage Range 2.5 V to 5.5 V Rail-to-Rail Output 36 µv Input Offset Voltage Low Distortion Driving 6-Ω.5% THD+N ma Supply Current (Per
More informationTLV271-Q1, TLV272-Q1, TLV274-Q1 FAMILY OF 550-µA/Ch 3-MHz RAIL-TO-RAIL OUTPUT OPERATIONAL AMPLIFIERS
Qualified for Automotive Applications Rail-To-Rail Output Wide Bandwidth...3 MHz High Slew Rate....4 V/µs Supply Voltage Range...7 V to 16 V Supply Current... 55 µa/channel Input Noise Voltage... 39 nv/
More informationRC4558, RC4558Y, RM4558, RV4558 DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS
Continuous-Short-Circuit Protection Wide Common-Mode and Differential Voltage Ranges No Frequency Compensation Required Low Power Consumption No Latch-Up Unity Gain Bandwidth...3 MHz Typ Gain and Phase
More information150-mW STEREO AUDIO POWER AMPLIFIER
TPA6A2 5-mW STEREO AUDIO POWER AMPLIFIER SLOS34A DECEMBER 2 REVISED SEPTEMBER 24 FEATURES 5 mw Stereo Output PC Power Supply Compatible Fully Specified for 3.3 V and 5 V Operation Operation to 2.5 V Pop
More informationua747c, ua747m DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS
No Frequency Compensation Required Low Power Consumption Short-Circuit Protection Offset-Voltage Null Capability Wide Common-Mode and Differential Voltage Ranges No Latch-Up Designed to Be Interchangeable
More informationTHS mA DUAL DIFFERENTIAL LINE DRIVER
ADSL Differential Line Driver 4 ma Minimum Output Current Into 25-Ω Load High Speed 4 MHz Bandwidth ( 3dB) With 25-Ω Load 35 MHz Bandwidth ( 3dB) With -Ω Load 3 V/µs Slew Rate, G = 5 Low Distortion 72
More informationA1 + A2 + Bias Control
High Output Current Differential Drive... >200 ma Rail-To-Rail Output Unity-Gain Bandwidth... 2.4 MHz Slew Rate... 1.5 V/µs Supply Current... 1.4 ma Supply Voltage Range... 2.7 V to 5.5 V Specified Temperature
More informationPOSITIVE-VOLTAGE REGULATORS
SLVS010N JANUARY 1976 REVISED NOVEMBER 2001 3-Terminal Regulators Current up to 100 No External Components Internal Thermal-Overload Protection Internal Short-Circuit Current Limiting Direct Replacements
More informationSN54LV4052A, SN74LV4052A DUAL 4-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS
2-V to 5.5-V V CC Operation Support Mixed-Mode Voltage Operation on All Ports Fast Switching High On-Off Output-Voltage Ratio Low Crosstalk Between Switches Extremely Low Input Current Latch-Up Performance
More informationCD54HC221, CD74HC221, CD74HCT221. High-Speed CMOS Logic Dual Monostable Multivibrator with Reset. Features. Description
Data sheet acquired from Harris Semiconductor SCHS166F November 1997 - Revised October 2003 CD54HC221, CD74HC221, CD74HCT221 High-Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description
More informationOUTPUT INPUT ADJUSTMENT INPUT INPUT ADJUSTMENT INPUT
www.ti.com FEATURES LM237, LM337 3-TERMINAL ADJUSTABLE REGULATORS SLVS047I NOVEMBER 1981 REVISED OCTOBER 2006 Output Voltage Range Adjustable From Peak Output Current Constant Over 1.2 V to 37 V Temperature
More informationSN54HC126, SN74HC126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54HC26, SN74HC26 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCLS03E MARCH 94 REVISED JULY 2003 Wide Operating Voltage Range of 2 V to 6 V High-Current 3-State Outputs Interface Directly With System
More informationLM101A, LM201A, LM301A HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS
HIGH-PERFORMAE OPERATIONAL AMPLIFIERS D9, OCTOBER 99 REVISED SEPTEMBER 99 Low Input Currents Low Input Offset Parameters Frequency and Transient Response Characteristics Adjustable Short-Circuit Protection
More information15 DEVICES COVER COMMERCIAL, INDUSTRIAL, AND MILITARY TEMPERATURE RANGES AVAILABLE OPTIONS CERAMIC DIP (J) CERAMIC DIP (JG)
TL7, TL7A, TL7B, TL72 SLOS8D SEPTERMBER 978 REVISED AUGUST 996 Low Power Consumption Wide Common-Mode and Differential Voltage Ranges Low Input Bias and Offset Currents Output Short-Circuit Protection
More informationAVAILABLE OPTIONS CERAMIC DIP (J) CERAMIC DIP (JG) TL071CPWLE 6 mv TL071ACD TL071ACP 3 mv TL071BCD TL071BCP TL072CP
Low Power Consumption Wide Common-Mode and Differential Voltage Ranges Low Input Bias and Offset Currents Output Short-Circuit Protection Low Total Harmonic Distortion.3% Typ TL7, TL7A, TL7B, TL72 Low
More informationTPA mW MONO AUDIO POWER AMPLIFIER
TPA30 Fully Specified for 3.3-V and 5-V Operation Wide Power Supply Compatibility 2.5 V 5.5 V Output Power for R L = 8 Ω 350 mw at V DD = 5 V, BTL 250 mw at V DD = 3.3 V, BTL Ultra-Low Quiescent Current
More informationApplication Report. Battery Management. Doug Williams... ABSTRACT
Application Report SLUA392 August 2006 bq20z70/90 Printed-Circuit Board Layout Guide Doug Williams... Battery Management ABSTRACT Attention to layout is critical to the success of any battery management
More informationAM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER
AM6LS SLLSG JANUARY 979 REVISED FEBRUARY Meets or Exceeds the Requirements of ANSI TIA/EIA--B and ITU Recommendation V. Operates From a Single -V Supply TTL Compatible Complementary Outputs High Output
More informationORDERING INFORMATION PACKAGE
Operates From.65 V to 3.6 V Inputs Accept Voltages to 5.5 V Max t pd of 4.8 ns at 3.3 V Typical V OLP (Output Ground Bounce) 2
More informationTL594 PULSE-WIDTH-MODULATION CONTROL CIRCUIT
Complete PWM Power Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationAVAILABLE OPTIONS PACKAGED DEVICES CHIP CARRIER (FK) 100 µv TLC4502IDR. 50 µv TLC4502AIDR
Power On Calibration of Input Offset Voltage Low Input Offset Voltage...< 5 µv Max (TLC5A) Low Input Offset Voltage Drift...< µv/ C Low Input Bias Current High Output Drive Capability C L < nf and R L
More informationThe TPS61042 as a Standard Boost Converter
Application Report - December 2002 Revised July 2003 The TPS61042 as a Standard Boost Converter Jeff Falin PMP Portable Power ABSTRACT Although designed to be a white light LED driver, the TPS61042 can
More informationCD4066B CMOS QUAD BILATERAL SWITCH
5-V Digital or ±7.5-V Peak-to-Peak Switching 5-Ω Typical On-State Resistance for 5-V Operation Switch On-State Resistance Matched to Within 5 Ω Over 5-V Signal-Input Range On-State Resistance Flat Over
More informationLM124, LM124A, LM224, LM224A LM324, LM324A, LM2902 QUADRUPLE OPERATIONAL AMPLIFIERS
Wide Range of Supply Voltages: Single Supply...3 V to 30 V (LM2902 3 V to 26 V) or Dual Supplies Low Supply Drain Independent of Supply Voltage... 0.8 Typ Common-Mode Input Voltage Range Includes Ground
More informationdescription/ordering information
2-kV ESD Protection (K-Suffix Devices) Wide Supply Range: Single Supply...3 V to 32 V (26 V for LM2902) or Dual Supplies... 1.5 V to 16 V ( 13 V for LM2902) Low Supply-Current Drain Independent of Supply
More informationULTRALOW-NOISE, HIGH PSRR, FAST RF 250-mA LOW-DROPOUT LINEAR REGULATORS
www.ti.com TPS7941, TPS79418 TPS7943, TPS79433 SLVS349D NOVEMBER 21 REVISED OCTOBER 24 ULTRALOW-NOISE, HIGH PSRR, FAST RF 25-mA LOW-DROPOUT LINEAR REGULATORS FEATURES DESCRIPTION 25-mA Low-Dropout Regulator
More informationFAMILY OF LOW-POWER WIDE BANDWIDTH SINGLE SUPPLY OPERATIONAL AMPLIFIERS WITH SHUTDOWN
www.ti.com TLV6, TLV6 TLV6, TLV6 TLV6, TLV6 SLOSD DECEMBER REVISED JANUARY FAMILY OF LOW-POWER WIDE BANDWIDTH SINGLE SUPPLY OPERATIONAL AMPLIFIERS WITH SHUTDOWN FEATURES CMOS Rail-To-Rail Output V ICR
More informationLM148, LM248, LM348 QUADRUPLE OPERATIONAL AMPLIFIERS
µa741 Operating Characteristics Low Supply Current Drain...0.6 ma Typ (per amplifier) Low Input Offset Voltage Low Input Offset Current Class AB Output Stage Input/Output Overload Protection Designed to
More informationTPS7415, TPS7418, TPS7425, TPS7430, TPS7433 FAST-TRANSIENT-RESPONSE USING SMALL OUTPUT CAPACITOR 200-mA LOW-DROPOUT VOLTAGE REGULATORS
Fast Transient Response Using Small Output Capacitor ( µf) 2-mA Low-Dropout Voltage Regulator Available in.5-v,.8-v, 2.5-V, 3-V and 3.3-V Dropout Voltage Down to 7 mv at 2 ma () 3% Tolerance Over Specified
More informationMC1458, MC1558 DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS
Short-Circuit Protection Wide Common-Mode and Differential oltage Ranges No Frequency Compensation Required Low Power Consumption No Latch-Up Designed to Be Interchangeable With Motorola MC/MC and Signetics
More informationCD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES
4.5-V to 5.5-V V CC Operation Fanout (Over Temperature Range) Standard s... 0 LSTTL Loads Bus-Driver s... 5 LSTTL Loads Wide Operating Temperature Range of 55 C to 25 C Balanced Propagation Delays and
More informationPrecision, Low-Power and Low-Noise Op Amp with RRIO
MAX41 General Description The MAX41 is a low-power, zero-drift operational amplifier available in a space-saving, 6-bump, wafer-level package (WLP). Designed for use in portable consumer, medical, and
More informationdescription/ordering information
Member of the Texas Instruments Widebus Family Max t pd of 5.8 ns at 3.3 ±24-mA Drive at 3.3 Latch-Up Performance Exceeds 250 ma Per JESD 17 description/ordering information This 16-bit (dual-octal) noninverting
More informationua9636ac DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE
SLLSB OCTOBER 9 REVISED MAY 995 Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-3-B and -3-E and ITU Recommendations V. and V. Output Slew Rate Control Output Short-Circuit-Current Limiting
More informationMAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER
Operates With Single 5-V Power Supply LinBiCMOS Process Technology Two Drivers and Two Receivers ± 30-V Input Levels Low Supply Current...8 ma Typical Meets or Exceeds TIA/EIA-232-F and ITU Recommendation
More informationSmall, Dynamic Voltage Management Solution Based on TPS62300 High-Frequency Buck Converter and DAC6571
Application Report SLVA196 October 2004 Small, Dynamic Voltage Management Solution Based on Christophe Vaucourt and Markus Matzberger PMP Portable Power ABSTRACT As cellular phones and other portable electronics
More informationTL317 3-TERMINAL ADJUSTABLE REGULATOR
Voltage Range Adjustable From 1.2 V to 32 V When Used With an External Resistor Divider Current Capability of 100 ma Input Regulation Typically 0.01% Per Input-Voltage Change Regulation Typically 0.5%
More informationApplication Report. Art Kay... High-Performance Linear Products
Art Kay... Application Report SBOA0A June 2005 Revised November 2005 PGA309 Noise Filtering High-Performance Linear Products ABSTRACT The PGA309 programmable gain amplifier generates three primary types
More information4-Channel, Rail-to-Rail, CMOS BUFFER AMPLIFIER
471A 4-Channel, Rail-to-Rail, CMOS BUFFER AMPLIFIER SEPTEMBER 21 REVISED JULY 24 FEATURES UNITY GAIN BUFFER RAIL-TO-RAIL INPUT/OUTPUT WIDE BANDWIDTH: 8MHz HIGH SLEW RATE: 1V/µs LOW QUIESCENT CURRENT: 1.1mA
More informationdescription/ordering information
Dependable Texas Instruments Quality and Reliability description/ordering information These devices contain six independent inverters. SN5404... J PACKAGE SN54LS04, SN54S04... J OR W PACKAGE SN7404, SN74S04...
More informationLM101A, LM201A, LM301A HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS
HIGH-PERFORMAE OPERATIONAL AMPLIFIERS D9, OCTOBER 979 REVISED SEPTEMBER 990 Low Input Currents Low Input Offset Parameters Frequency and Transient Response Characteristics Adjustable Short-Circuit Protection
More informationLM317M 3-TERMINAL ADJUSTABLE REGULATOR
FEATURES Output Voltage Range Adjustable From 1.25 V to 37 V Output Current Greater Than 5 ma Internal Short-Circuit Current Limiting Thermal-Overload Protection Output Safe-Area Compensation Q Devices
More informationSN65LVDM31 HIGH-SPEED DIFFERENTIAL LINE DRIVER
HIH-SPEED DIFFERENTIAL LINE DRIVER Designed for Signaling Rates Up to 5 Mbps Low-Voltage Differential Signaling With Typical Output Voltage of 7 mv and a -Ω Load Propagation Delay Time of. ns, Typical
More informationSGM8631/2/3 6MHz, Rail-to-Rail I/O CMOS Operational Amplifiers
/2/3 6MHz, Rail-to-Rail I/O PRODUCT DESCRIPTION The (single), SGM8632 (dual) and SGM8633 (single with shutdown) are low noise, low voltage, and low power operational amplifiers that can be designed into
More informationMC1458, MC1558 DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIERS
Short-Circuit Protection Wide Common-Mode and Differential oltage Ranges No Frequency Compensation Required Low Power Consumption No Latch-Up Designed to Be Interchangeable With Motorola MC1/MC1 and Signetics
More informationI/O Op Amps with Shutdown
MHz, μa, Rail-to-Rail General Description The single MAX994/MAX995 and dual MAX996/ MAX997 operational amplifiers feature maximized ratio of gain bandwidth to supply current and are ideal for battery-powered
More information50ppm/ C, 50µA in SOT23-3 CMOS VOLTAGE REFERENCE
REF312 REF32 REF325 REF333 REF34 MARCH 22 REVISED MARCH 23 5ppm/ C, 5µA in SOT23-3 CMOS VOLTAGE REFERENCE FEATURES MicroSIZE PACKAGE: SOT23-3 LOW DROPOUT: 1mV HIGH OUTPUT CURRENT: 25mA LOW TEMPERATURE
More informationGENERAL-PURPOSE OPERATIONAL AMPLIFIERS
Short-Circuit Protection Offset-Voltage Null Capability Large Common-Mode and Differential Voltage Ranges No Frequency Compensation Required Low Power Consumption No Latch-Up Designed to Be Interchangeable
More informationTL750L, TL751L SERIES LOW-DROPOUT VOLTAGE REGULATORS
TL70L, TL7L SERIES LOW-DROPOUT OLTAGE REGULATORS SLS07P SEPTEMBER 987 REISED FEBRUARY 2003 ery Low Dropout oltage, Less Than 0.6 at 0 ma ery Low Quiescent Current TTL- and CMOS-Compatible Enable on TL7L
More informationCLC2011, CLC4011 Low Power, Low Cost, Rail-to-Rail I/O Amplifiers
Low Power, Low Cost, Rail-to-Rail I/O Amplifiers General Description The CLC2011 (dual) and CLC4011 (quad) are ultra-low cost, low power, voltage feedback amplifiers. At 2.7V, the CLCx011 family uses only
More informationSGM8621/2/3/4 3MHz, Rail-to-Rail I/O CMOS Operational Amplifiers
SGM8621/2/3/4 3MHz, Rail-to-Rail I/O PRODUCT DESCRIPTION The SGM8621 (single), SGM8622 (dual), SGM8623 (single with shutdown) and SGM8624 (quad) are low noise, low voltage, and low power operational amplifiers,
More information200MHz, CMOS OPERATIONAL AMPLIFIER WITH SHUTDOWN
OPA55 OPA55 OPA55 OPA55 OPA55 SBOS95D MARCH REVISED JANUARY MHz, CMOS OPERATIONAL AMPLIFIER WITH SHUTDOWN FEATURES UNITY-GAIN BANDWIDTH: 5MHz WIDE BANDWIDTH: MHz GBW HIGH SLEW RATE: V/µs LOW NOISE: 5.8nV/
More informationPOSITIVE-VOLTAGE REGULATORS
The µa78m10 and µa78m15 are 3-Terminal Regulators Output Current Up To 500 No External Components Internal Thermal-Overload Protection KC (TO-220) PACKAGE (TOP IEW) µa78m00 SERIES POSITIE-OLTAGE REGULATORS
More informationLM317 3-TERMINAL ADJUSTABLE REGULATOR
www.ti.com FEATURES 3-TERMINAL ABLE REGULATOR Output Voltage Range Adjustable From 1.25 V Thermal Overload Protection to 37 V Output Safe-Area Compensation Output Current Greater Than 1.5 A Internal Short-Circuit
More informationdescription NULL V CC + OUT NC NULL IN IN+ 1OUT 1IN 1IN+ 2OUT 2IN 2IN+ THS4041 D AND DGN PACKAGE (TOP VIEW) NC No internal connection
C-Stable Amplifiers Drive Any Capacitive Load High Speed 5 MHz Bandwidth ( 3 db); C L = pf MHz Bandwidth ( 3 db); C L = pf 35 MHz Bandwidth ( 3 db); C L = pf V/µs Slew Rate Unity Gain Stable High Output
More information1.5 C Accurate Digital Temperature Sensor with SPI Interface
TMP TMP SBOS7B JUNE 00 REVISED SEPTEMBER 00. C Accurate Digital Temperature Sensor with SPI Interface FEATURES DIGITAL OUTPUT: SPI-Compatible Interface RELUTION: -Bit + Sign, 0.0 C ACCURACY: ±. C from
More information