Final Program & List of Exhibitors

Size: px
Start display at page:

Download "Final Program & List of Exhibitors"

Transcription

1 IMAPS Mid-Atlantic Chapters Present the Mid-Atlantic Microelectronics Conference Atlantic City Hilton Atlantic City, New Jersey - USA June 23-24, 2011 Courtesy of Endicott Interconnect Technologies, Inc. Final Program & List of Exhibitors Benson Chan, Endicott Interconnect Technologies, Inc. Benson.chan@eitny.com General Chair: Erica Folk, Northrop Grumman erica.folk@ngc.com Technical Chairs: Vendor & Sponsorship Chair: Leo Garvey, LFG Micro Leo.Garvey@LFGMicro.com John Mazurowski, Penn State Electro-Optics Center jmazurowski@eoc.psu.edu Chapter Organizing Committee: Steve Lehnert (Metro), Bruce Romenesko (Chesapeake), David Seeger (Garden State), Ray Fillion & Bruce Chamberlin (Empire), Lee Levine (Keystone) and Robert Marchiando (Cleveland Pittsburgh) Corporate Sponsor: Riv Inc. Organized by: The International Microelectronics And Packaging Society (IMAPS) Bringing Together the Entire Microelectronics Supply Chain!

2 Mid-Atlantic Microelectronics Exhibitors (as of June 15 th ) Accumet Engineering Corp. Accuratus Ceramic Corporation AI Technology, Inc. BESI North America Blue Oceans, LLC Centerline Technologies Coining Technologies Delphon Industries DuPont Microcircuit Materials Endicott Interconnect Technologies ES Components, Inc. First Level, Inc. Geib Refining Corporation IC Assembly Services Kyocera America, Inc. Laser Process Manufacturing, Inc. Laser Processing Technology, Inc. LFG Micro Mastermelt America Microstar Technology Corporation NAMICS Corporation Newport Corporation Oneida Research Services, Inc. Process Solutions Consulting Proton Energy Systems, Inc. Riv, Inc. Silicon Cert, Ltd. SST International WE ARE SINCERELY GRATEFUL THAT YOU HAVE CHOSEN OUR EVENT AT WHICH TO EXHIBIT.

3 PDC1: 3D Integration: Technology, Applications & Markets for 3D Integrated Circuits Instructor: Philip Garrou, Microelectronic Consultants of NC Thursday, June 23, 2011 Registration: 12:00 pm - 5:30 pm Welcome Reception: 4:30 pm - 6:00 pm (Chairman s Club) PROFESSIONAL DEVELOPMENT COURSES (PDC): 1:00 PM - 5:00 PM PDC2: Advanced Packaging Technologies: Chip Scale & Embedded Chip Instructor: Ray Fillion, GE Global Research, Retired, Consultant This course is based on the authors activity over the past 7 years with numerous companies in the industry, his weekly 3D blog Insights From the Leading Edge in Solid State Technology and the 2nd volume Wiley-VCH book Handbook of 3D IC Integration: Technology and Applications of 3D IC Circuits which he authored. The course will begin by defining and contrasting 3D Integration (thinning, bonding and TSV) to 3D packaging (thinning, stacking and wire bonding to the BGA base). The various drivers for 3D integration including the electrical performance and economic issues will be examined. We will examine the various process sequences being proposed for 3D integration and the process unit operations necessary to fabricate a 3D stack. The process sequences proposed by IDMs, Universities, and Institutes will be compared and contrasted. We will then examine applications and the evolving infrastructure that will be necessary to accomplish this. The course will end by looking at the remaining technical and market barriers (design, thermal and test) and looking at the current best sources of 3D information. Who Should Attend? The course will be aimed at technical personnel wanting a status review of the subject and marketing/management personnel looking for a status report to help determine their position in the business food chain. Biography: Dr. Garrou consults in the areas of 3D IC integration, thin film technology, IC packaging and microelectronic materials. Dr. Garrou is a fellow of IEEE & IMAPS and was President of the IEEE CPMT ( ) and IMAPS (1998). He is currently a contributing editor and weekly 3D IC blogger for Solid state Technology magazine Insights From the Leading Edge. Dr Garrou is a Sr. Analyst and contributor for the Yole Developpment i-micronews and Yole newsletters. He has authored / co-authored > 100 technical publications and book chapters. He edited and authored the 2008 Handbook of 3D Integration: Technology and Applications of 3D Integrated Circuits for Wiley-VCH. Advances in microelectronics packaging have become as critical to the leading edge portable and computer industries as have the advances in semiconductor technologies. Semiconductor advances have provided ever more functionality in a smaller chip footprint. But with that comes an increase in device power requirement, cooling needs and I/O count. There are a small but important number of microelectronics packaging advances that have enabled fabricators and OEMs to efficiently put these latest chips into viable products. These include chip scale packaging and the newest advance, embedded chip packaging. This course covers wafer level and package level chip scale approaches, and single chip and multichip embedded ICs. It will look at the basic features of these packaging approaches, their construction and their processes. It will look at the leading approaches to these technologies and their inherent advantages and disadvantages. This course will cover issues yield losses, component handling and electronic test. The course will look at the leading companies implementing various versions of these technologies, cover the key differentiators between them and show how these devices have contributed to the advancements made in a wide range of both portable and high-end electronics. Who Should Attend? This course covers basic and advanced topics for product and design engineers, manufacturing process and assembly/packaging engineers, engineering managers, senior design technicians, consultants and academic specialists as well as marketing and sales personnel requiring an understanding of the capabilities, implications and options of advanced packaging and assembly technologies. Biography: A BSEE graduate of University of Massachusetts, Ray Fillion focuses in the areas advanced packaging and interconnection for next generation microelectronics systems. Ray has more than 40 years experience at GE in Aerospace Electronics and Global Research in all aspects of microelectronics in technical, management and business development positions. Mr. Fillion also serves or has served on Advisory Boards for a variety of technical societies, industry, academic institutions and governmental funded institutions. He has taught courses on advanced packaging for SMTA, GE and several universities. He was the lead inventor of the embedded chip technology at GE with most of his 27 issued US patents covering embedded chip technologies. His other technical areas of expertise include advanced microprocessor carriers, chip scale packages, multichip modules, 3-D packaging, power packaging, packaging for cryogenic electronics, and microwave packaging.

4 SESSION 1: INDUSTRY TOPICS Chair: Olivia Mao, Northrop Grumman 1:00 pm - 2:00 pm Expanding Use of Onsite UHP Hydrogen Production Improves Safety, Quality and Productivity in Semiconductor and PV Applications David E. Wolff, Proton OnSite An Update on the SAE G-19 Committee and Electronic Counterfeit Detection Standards Anne Poncheri, Silicon Cert Laboratories Break: 2:00 pm - 2:30 pm SESSION 2: FLEX INTERCONNECT Chair: Sarah Kemp, Northrop Grumman 2:30 pm - 4:00 pm Flexible Substrates Continue to Advance Medical Device Technology Rick Elbert, Valtronic Technologies (USA), Inc. Crack Development and Electrical Resistance Degradation of Aluminum Thin Film Deposited on Flexible Substrate under Cyclic Bending Fatigue Conditions Mohammad M. Hamasha, Khalid M. Alzoubi, James C. Switzer III, Susan Lu, Charles R. Westgate, Mark Poliks, State University of New York at Binghamton Stress Concentration and Crack Development of Deposited Titanium Oxides on Flexible Substrate for Solar Photovoltaic Applications Mohammad M. Hamasha, Khalid M. Alzoubi, James C. Switzer III, Elizabeth M Tiberio, Susan Lu, Charles R. Westgate, Mark Poliks, State University of New York at Binghamton Welcome Reception: 4:30 pm - 6:00 pm (Chairman s Club) A SPECIAL THANKS TO THE ORGANIZERS, SESSION CHAIRS, SPEAKERS, SPONSORS AND EXHIBITORS! YOUR COMMITMENT IS GREATLY APPRECIATED! Mark Your Calendar...Program and Registration Online Soon!!!

5 Friday, June 24, 2011 Registration: 7:00 am - 5:40 pm Breakfast: 7:30 am - 8:20 am Opening Remarks: 8:30 am 8:45 am General Chair: Erica Folk, Northrop Grumman Exhibit Hours: 9:45 am 4:30 pm (Refreshment Break, Lunch & Raffle Drawing will be held in the Exhibit Area.) SESSION 3: ADVANCED CHIP INTERCONNECTION Chair: Lee Levine, Process Solutions Consulting, Inc. 8:45 am 11:15 am Etching Method for Enhanced Contrast of Cu-Al Intermetallic Compounds on Aluminum Bond Pads Son Nguyen, Temple University; Horst Clauberg, Kulicke and Soffa Industries, Inc. The Growth of Copper Ball Bonding Lee Levine, Process Solutions Consulting, Inc. SESSION 4: MODELING Chair: Angela Martin, Northrop Grumman 8:45 am 11:15 am Rated Power and VSWR Characteristics improvement by Efficient Thermal Management and Integrated Matching Network Akhlaq Rahman, Fred Olinger, Thin Film Technology Corporation Damage Mechanisms and Acceleration Factors for No-Pb LGA, TSOP and QFN Type Assemblies in Thermal Cycling Luke Wentlent, Babak Arfaei, Peter Borgesen, Binghamton University Break in Exhibit Hall: 9:45 am - 10:15 am A Scheduling Tool for Processing Large-Area Flexible Electronics Matthew Sommerhalter, Daryl L. Santos, Binghamton University Advance Anisotropic Conductive Paste (ACP) for Flip Chip Assembly Ken Araujo, Tony Ruscigno, NAMICS Technologies, Inc. Acceleration of Huge Data Processing Using Hilbert Engine on A Single Processor An Vi Dang, Joan Delalic, Bjorn Gruenwald, Temple University Increasing Organic Solar Cell Efficiency through Cell Structure Optimization J. Weiss, L. Zhu, Peter Borgesen, Binghamton University Session 3 Sponsored by: Keynote Address & U. S. Coast Guard Air Base Atlantic City The HH-65 Helicopter and Search and Rescue (Indoor Presentation & LIVE SAR off the beach) 11:15 am 12:25 pm Keynote Presenter: Pilot LT Alex Barker, U. S. Coast Guard Air Base Atlantic City The MH-65 is the backbone of U.S. Coast Guard Aviation and carries with it a highly distinguished service history spanning nearly 30 years. Constructed with ultra-light composite materials, designed with innovative aerodynamic features, and outfitted with a highly sophisticated electronics, the Dolphin is well equipped for the wide ranging missions of the Coast Guard. These include Search and Rescue, Maritime Law Enforcement, and Homeland Security to name a few. At the conclusion of this presentation all attendees are invited out beyond the boardwalk to the beachfront where the MH- 65 Search & Rescue will take place. Lunch in Exhibit Hall: 12:25 pm - 2:00 pm Lunch Served: 12:25 pm - 1:15 pm

6 POSTER SESSION Chair: TBD 12:25 pm - 2:10 pm Rated Power Improvement for Low Ohm Current Sense Resistor by Optimum Thermal Management and Innovative Packaging Technique Akhlaq Rahman, Fred Olinger, Thin Film Technology Corporation Hardware Design for Gas Detection System Using Zeolite Coated with Nile Red Son Nguyen, Joan Delalic, Zameer Hasan, Joel B. Sheffield, David M. Kargbo, Temple University Preliminary Analysis of Overlay Registration Components for Roll-to-Roll Technology in Photolithography Denisse Yepez, Daryl Santos, Binghamton University SESSION 5: RELIABILITY/THERMAL Chair: John Mazurowski, Penn State Electro-Optics Center 2:10 pm 5:40 pm Metallic TIMs for High Brightness LED Packaging Amanda Hartnett, Seth Homer, Indium Corporation Passive 2-Phase Immersion Cooling of High Power GPUs Steve Pignato, Phillip Tuma, 3M Company Junction Temperature Characterization of High Power Light Emitting Diodes Moon-Hwan Chang, Diganta Das, Michael Pecht, University of Maryland - CALCE SESSION 6: ADVANCED PACKAGING Chair: Ray Fillion, Consultant 2:10 pm 5:10 pm Copper Plated TSVs in Silicon Wafers Using a Novel Process Emir Adanur, Charles D. Ellis, Robert N. Dean, Auburn University; Eric Tuck, Derek Strembicke, AEgis Technologies Wrist Computing System Michael Moore, Myra Torres, Impact Technologies LLC; Glenn Thomas, Endicott Interconnect Technology Embedded Chip Power Packaging Ray Fillion, Fillion Consulting Break in Exhibit Hall: 3:40 pm - 4:10 pm Raffle Drawing: 4:00 pm (must be present to win) Vendor & Sponsorship Chair: Leo Garvey, LFG Micro Package Reliability Testing Challenges and Trends Mike Ferrara, RFMD Rated Power Improvement of Termination Resistor by Employing Innovative Thermal Management Techniques Akhlaq Rahman, Fred Olinger, Michael Howieson, Thin Film Technology Corporation Technology Needs as Driven by One Potential Future - A Day Made of Glass J. Michael Harris, Corning Incorporated Multilayer Ceramics for MEMS Packaging Adam Schubring, Kyocera America, Inc. Flux Free Die Attach Utilizing Pressure Variation to Achieve Void Free Results Bruce Wilson, SST International Closing Remarks: 5:40 pm (Join us in Session 5) General Chair: Erica Folk, Northrop Grumman

IMAPS Advanced Technology Conference and Tabletop Exhibition on Non-Hermetic Packaging Technology for Reliable Microelectronics

IMAPS Advanced Technology Conference and Tabletop Exhibition on Non-Hermetic Packaging Technology for Reliable Microelectronics IMAPS Advanced Technology Conference and Tabletop Exhibition on Non-Hermetic Packaging Technology for Reliable Microelectronics Rosen Centre Hotel Orlando, Florida - USA JANUARY 18, 2012 Final Program

More information

!"#$"%&' ()#*+,-+.&/0(

!#$%&' ()#*+,-+.&/0( !"#$"%&' ()#*+,-+.&/0( Multi Chip Modules (MCM) or Multi chip packaging Industry s first MCM from IBM. Generally MCMs are horizontal or two-dimensional modules. Defined as a single unit containing two

More information

Laminate Based Fan-Out Embedded Die Technologies: The Other Option

Laminate Based Fan-Out Embedded Die Technologies: The Other Option Laminate Based Fan-Out Embedded Die Technologies: The Other Option Theodore (Ted) G. Tessier, Tanja Karila*, Tuomas Waris*, Mark Dhaenens and David Clark FlipChip International, LLC 3701 E University Drive

More information

TechSearch International, Inc. Corporate Overview E. Jan Vardaman, President

TechSearch International, Inc. Corporate Overview E. Jan Vardaman, President TechSearch International, Inc. Corporate Overview E. Jan Vardaman, President Corporate Background Founded in 1987 and headquartered in Austin, Texas Recognized around the world as a leading consulting

More information

SAMPLE SLIDES & COURSE OUTLINE. Core Competency In Semiconductor Technology: 2. FABRICATION. Dr. Theodore (Ted) Dellin

SAMPLE SLIDES & COURSE OUTLINE. Core Competency In Semiconductor Technology: 2. FABRICATION. Dr. Theodore (Ted) Dellin & Digging Deeper Devices, Fabrication & Reliability For More Info:.com or email Dellin@ieee.org SAMPLE SLIDES & COURSE OUTLINE In : 2. A Easy, Effective, of How Devices Are.. Recommended for everyone who

More information

International Conference on Soldering and Reliability 2011 (ICSR 2011) Toronto, Ontario, Canada 4-6 May 2011 ISBN:

International Conference on Soldering and Reliability 2011 (ICSR 2011) Toronto, Ontario, Canada 4-6 May 2011 ISBN: International Conference on Soldering and Reliability 2011 (ICSR 2011) Toronto, Ontario, Canada 4-6 May 2011 ISBN: 978-1-61839-193-3 Printed from e-media with permission by: Curran Associates, Inc. 57

More information

3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology

3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology 3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology by Seung Wook Yoon, *K. T. Kang, W. K. Choi, * H. T. Lee, Andy C. B. Yong and Pandi C. Marimuthu STATS ChipPAC LTD, 5 Yishun Street

More information

MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016

MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016 MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016 A*STAR S IME KICKS OFF CONSORTIA TO DEVELOP ADVANCED PACKAGING SOLUTIONS FOR NEXT-GENERATION INTERNET OF THINGS APPLICATIONS AND HIGH-PERFORMANCE WIRELESS

More information

Smart Devices of 2025

Smart Devices of 2025 Smart Devices of 2025 Challenges for Packaging of Future Device Technologies Steve Riches/Kevin Cannon Tribus-D Ltd CW Workshop 27 March 2018 E:mail: info@tribus-d.uk M: 07804 980 954 Assembly Technology

More information

Yole Developpement. Developpement-v2585/ Publisher Sample

Yole Developpement.  Developpement-v2585/ Publisher Sample Yole Developpement http://www.marketresearch.com/yole- Developpement-v2585/ Publisher Sample Phone: 800.298.5699 (US) or +1.240.747.3093 or +1.240.747.3093 (Int'l) Hours: Monday - Thursday: 5:30am - 6:30pm

More information

Market and technology trends in advanced packaging

Market and technology trends in advanced packaging Close Market and technology trends in advanced packaging Executive OVERVIEW Recent advances in device miniaturization trends have placed stringent requirements for all aspects of product manufacturing.

More information

Brief Introduction of Sigurd IC package Assembly

Brief Introduction of Sigurd IC package Assembly Brief Introduction of Sigurd IC package Assembly Content Package Development Trend Product Brief Sawing type QFN Representative MEMS Product LGA Light Sensor Proximity Sensor High Yield Capability Low

More information

Fraunhofer IZM - ASSID

Fraunhofer IZM - ASSID FRAUNHOFER-INSTITUT FÜR Zuverlässigkeit und Mikrointegration IZM Fraunhofer IZM - ASSID All Silicon System Integration Dresden Heterogeneous 3D Wafer Level System Integration 3D system integration is one

More information

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING Henry H. Utsunomiya Interconnection Technologies, Inc. Suwa City, Nagano Prefecture, Japan henryutsunomiya@mac.com ABSTRACT This presentation will outline

More information

Process Certification and Defect Recognition: Hybrids, Microcircuits and RF/MMIC Modules (3 DAYS)

Process Certification and Defect Recognition: Hybrids, Microcircuits and RF/MMIC Modules (3 DAYS) Process Certification and Defect Recognition: Hybrids, Microcircuits and RF/MMIC Modules (3 DAYS) Course Description: Most companies struggle to introduce new lines and waste countless manhours and resources

More information

Silicon Interposers enable high performance capacitors

Silicon Interposers enable high performance capacitors Interposers between ICs and package substrates that contain thin film capacitors have been used previously in order to improve circuit performance. However, with the interconnect inductance due to wire

More information

CHARACTERIZATION OF FLIP CHIP BUMP FAILURE MODES USING HIGH FREQUENCY ACOUSTIC MICRO IMAGING

CHARACTERIZATION OF FLIP CHIP BUMP FAILURE MODES USING HIGH FREQUENCY ACOUSTIC MICRO IMAGING CHARACTERIZATION OF FLIP CHIP BUMP FAILURE MODES USING HIGH FREQUENCY ACOUSTIC MICRO IMAGING Janet E. Semmens and Lawrence W. Kessler SONOSCAN, INC. 530 East Green Street Bensenville, IL 60106 U.S.A. Tel:

More information

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI Lecture: Integration of silicon photonics with electronics Prepared by Jean-Marc FEDELI CEA-LETI Context The goal is to give optical functionalities to electronics integrated circuit (EIC) The objectives

More information

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative POSSUM TM Die Design as a Low Cost 3D Packaging Alternative The trend toward 3D system integration in a small form factor has accelerated even more with the introduction of smartphones and tablets. Integration

More information

Reducing MEMS product development and commercialization time

Reducing MEMS product development and commercialization time Reducing MEMS product development and commercialization time Introduction Fariborz Maseeh, Andrew Swiecki, Nora Finch IntelliSense Corporation 36 Jonspin Road, Wilmington MA 01887 www.intellisense.com

More information

TSV MEOL (Mid-End-Of-Line) and its Assembly/Packaging Technology for 3D/2.5D Solutions

TSV MEOL (Mid-End-Of-Line) and its Assembly/Packaging Technology for 3D/2.5D Solutions TSV MEOL (Mid-End-Of-Line) and its Assembly/Packaging Technology for 3D/2.5D Solutions Seung Wook YOON, D.J. Na, *K. T. Kang, W. K. Choi, C.B. Yong, *Y.C. Kim and Pandi C. Marimuthu STATS ChipPAC Ltd.

More information

MICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation

MICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation West Coast Luncheon January 15, 2014. PROMEX PROMEX INDUSTRIES INC. MICROELECTRONICS ASSSEMBLY TECHNOLOGIES The QFN Platform as a Chip Packaging Foundation 3075 Oakmead Village Drive Santa Clara CA Ɩ 95051

More information

Advanced High-Density Interconnection Technology

Advanced High-Density Interconnection Technology Advanced High-Density Interconnection Technology Osamu Nakao 1 This report introduces Fujikura s all-polyimide IVH (interstitial Via Hole)-multi-layer circuit boards and device-embedding technology. Employing

More information

Flexible Glass Applications & Process Scaling

Flexible Glass Applications & Process Scaling Flexible Glass Applications & Process Scaling Sean Garner, Sue Lewis, Gary Merz, Alex Cuno, Ilia Nikulin October 16, 2017 Outline Flexible Glass Applications Process Scaling Summary 2 Flexible Glass Enables

More information

TSI, or through-silicon insulation, is the

TSI, or through-silicon insulation, is the Vertical through-wafer insulation: Enabling integration and innovation PETER HIMES, Silex Microsystems AB, Järfälla SWEDEN Through-wafer insulation has been used to develop technologies such as Sil-Via

More information

Fabricating 2.5D, 3D, 5.5D Devices

Fabricating 2.5D, 3D, 5.5D Devices Fabricating 2.5D, 3D, 5.5D Devices Bob Patti, CTO rpatti@tezzaron.com Tezzar on Semiconduct or 04/15/2013 1 Gen4 Dis-Integrated 3D Memory DRAM layers 42nm node 2 million vertical connections per lay per

More information

SOLDERABLE ANISOTROPIC CONDUCTIVE ADHESIVES FOR 3D PACKAGE APPLICATIONS

SOLDERABLE ANISOTROPIC CONDUCTIVE ADHESIVES FOR 3D PACKAGE APPLICATIONS SOLDERABLE ANISOTROPIC CONDUCTIVE ADHESIVES FOR 3D PACKAGE APPLICATIONS ABSTRACT: Dr. Mary Liu and Dr. Wusheng Yin YINCAE Advanced Materials, LLC Albany, NY 3D packaging has recently become very attractive

More information

First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration

First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration Tailong Shi, Chintan Buch,Vanessa Smet, Yoichiro Sato, Lutz Parthier, Frank Wei

More information

Lithography in our Connected World

Lithography in our Connected World Lithography in our Connected World SEMI Austin Spring Forum TOP PAN P R INTING CO., LTD MATER IAL SOLUTIONS DIVISION Toppan Printing Co., LTD A Broad-Based Global Printing Company Foundation: January 17,

More information

MID Manufacturing Process.

MID Manufacturing Process. 3D Aerosol Jet Printing An Emerging MID Manufacturing Process. Dr. Martin Hedges Neotech Services MTP, Nuremberg, Germany info@neotechservices.com Aerosol Jet Printing Aerosol Jet Process Overview Current

More information

The Future of Packaging ~ Advanced System Integration

The Future of Packaging ~ Advanced System Integration The Future of Packaging ~ Advanced System Integration Enabling a Microelectronic World R. Huemoeller SVP, Adv. Product / Platform Develop June 2013 Product Segments End Market % Share Summary 2 New Product

More information

64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array

64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array 64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array 69 64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array Roland Jäger and Christian Jung We have designed and fabricated

More information

National Centre for Flexible Electronics

National Centre for Flexible Electronics National Centre for Flexible Electronics Tripartite Partnership Government FlexE Centre - A platform for a meaningful interaction between industry and academia. An interdisciplinary team that advances

More information

Processes for Flexible Electronic Systems

Processes for Flexible Electronic Systems Processes for Flexible Electronic Systems Michael Feil Fraunhofer Institut feil@izm-m.fraunhofer.de Outline Introduction Single sheet versus reel-to-reel (R2R) Substrate materials R2R printing processes

More information

Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract)

Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract) Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract) by Tom Strothmann, *Damien Pricolo, **Seung Wook Yoon, **Yaojian Lin STATS ChipPAC Inc.1711 W Greentree Drive Tempe,

More information

A Miniaturized Multi-Channel TR Module Design Based on Silicon Substrate

A Miniaturized Multi-Channel TR Module Design Based on Silicon Substrate Progress In Electromagnetics Research Letters, Vol. 74, 117 123, 2018 A Miniaturized Multi-Channel TR Module Design Based on Silicon Substrate Jun Zhou 1, 2, *, Jiapeng Yang 1, Donglei Zhao 1, and Dongsheng

More information

David B. Miller Vice President & General Manager September 28, 2005

David B. Miller Vice President & General Manager September 28, 2005 Electronic Technologies Business Overview David B. Miller Vice President & General Manager September 28, 2005 Forward Looking Statement During the course of this meeting we may make forward-looking statements.

More information

High efficient heat dissipation on printed circuit boards

High efficient heat dissipation on printed circuit boards High efficient heat dissipation on printed circuit boards Figure 1: Heat flux in a PCB Markus Wille Schoeller Electronics Systems GmbH www.schoeller-electronics.com Abstract This paper describes various

More information

Image Sensor Advanced Package Solution. Prepared by : JL Huang & KingPak RD division

Image Sensor Advanced Package Solution. Prepared by : JL Huang & KingPak RD division Image Sensor Advanced Package Solution Prepared by : JL Huang & KingPak RD division Contents CMOS image sensor marketing overview Comparison between different type of CMOS image sensor package Overview

More information

Significant Developments and Trends in 3D Packaging with Focus on Embedded Substrate Technologies

Significant Developments and Trends in 3D Packaging with Focus on Embedded Substrate Technologies Significant Developments and Trends in 3D Packaging with Focus on Embedded Substrate Technologies Presented by PSMA Packaging Committee Brian Narveson and Ernie Parker, Co-Chairmen Technology Report Commissioned

More information

Sherlock Solder Models

Sherlock Solder Models Introduction: Sherlock Solder Models Solder fatigue calculations in Sherlock are accomplished using one of the many solder models available. The different solder models address the type of package that

More information

Flexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology

Flexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology Flexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology Scott Goodwin 1, Erik Vick 2 and Dorota Temple 2 1 Micross Advanced Interconnect Technology Micross

More information

Laser MicroJet Frequently Asked Questions

Laser MicroJet Frequently Asked Questions Laser MicroJet Frequently Asked Questions Who is Synova? Synova is the inventor and patent owner of a new laser cutting technology (the Laser-Microjet) and provides its systems for a broad range of micromachining

More information

Diverse Lasers Support Key Microelectronic Packaging Tasks

Diverse Lasers Support Key Microelectronic Packaging Tasks Diverse Lasers Support Key Microelectronic Packaging Tasks Written by D Muller, R Patzel, G Oulundsen, H Halou, E Rea 23 July 2018 To support more sophisticated and compact tablets, phones, watches and

More information

Application Bulletin 240

Application Bulletin 240 Application Bulletin 240 Design Consideration CUSTOM CAPABILITIES Standard PC board fabrication flexibility allows for various component orientations, mounting features, and interconnect schemes. The starting

More information

Integration Techniques for MMICs and Chip Devices in LTCC Multichip Modules for Radio Frequencies

Integration Techniques for MMICs and Chip Devices in LTCC Multichip Modules for Radio Frequencies Integration Techniques for MMICs and Chip Devices in LTCC Multichip Modules for Radio Frequencies R. Kulke *, W. Simon *, M. Rittweger *, I. Wolff *, S. Baker +, R. Powell + and M. Harrison + * Institute

More information

CMP for More Than Moore

CMP for More Than Moore 2009 Levitronix Conference on CMP Gerfried Zwicker Fraunhofer Institute for Silicon Technology ISIT Itzehoe, Germany gerfried.zwicker@isit.fraunhofer.de Contents Moore s Law and More Than Moore Comparison:

More information

A Laser-Based Thin-Film Growth Monitor

A Laser-Based Thin-Film Growth Monitor TECHNOLOGY by Charles Taylor, Darryl Barlett, Eric Chason, and Jerry Floro A Laser-Based Thin-Film Growth Monitor The Multi-beam Optical Sensor (MOS) was developed jointly by k-space Associates (Ann Arbor,

More information

LEARN REAL-TIME & EMBEDDED COMPUTING CONFERENCE. Albuquerque December 6, 2011 Phoenix December 8, Register for FREE

LEARN REAL-TIME & EMBEDDED COMPUTING CONFERENCE. Albuquerque December 6, 2011 Phoenix December 8, Register for FREE LEARN REAL-TIME & EMBEDDED COMPUTING CONFERENCE Albuquerque December 6, 2011 Phoenix December 8, 2011 Register for FREE Today @ www.rtecc.com welcome to RTECC DIRECTLY CONNECTING YOU AND THE NEW ERA OF

More information

Glass: Enabling Next-Generation, Higher Performance Solutions. Peter L. Bocko, Ph.D CTO Glass Technologies 5 September 2012

Glass: Enabling Next-Generation, Higher Performance Solutions. Peter L. Bocko, Ph.D CTO Glass Technologies 5 September 2012 Glass: Enabling Next-Generation, Higher Performance Solutions Peter L. Bocko, Ph.D CTO Glass Technologies 5 September 2012 Forward Looking And Cautionary Statements Certain statements in this presentation

More information

A Low-cost Through Via Interconnection for ISM WLP

A Low-cost Through Via Interconnection for ISM WLP A Low-cost Through Via Interconnection for ISM WLP Jingli Yuan, Won-Kyu Jeung, Chang-Hyun Lim, Seung-Wook Park, Young-Do Kweon, Sung Yi To cite this version: Jingli Yuan, Won-Kyu Jeung, Chang-Hyun Lim,

More information

SESUB - Its Leadership In Embedded Die Packaging Technology

SESUB - Its Leadership In Embedded Die Packaging Technology SESUB - Its Leadership In Embedded Die Packaging Technology Sip Conference China 2018 TDK Corporation ECBC, PAF, SESUB BU Kofu, Japan October 17, 2018 Contents SESUB Introduction SESUB Process SESUB Quality

More information

shaping global nanofuture ULTRA-PRECISE PRINTING OF NANOMATERIALS

shaping global nanofuture ULTRA-PRECISE PRINTING OF NANOMATERIALS shaping global nanofuture ULTRA-PRECISE PRINTING OF NANOMATERIALS WHO ARE WE? XTPL S.A. is a company operating in the nanotechnology segment. The interdisciplinary team of XTPL develops on a global scale

More information

SiP packaging technology of intelligent sensor module. Tony li

SiP packaging technology of intelligent sensor module. Tony li SiP packaging technology of intelligent sensor module Tony li 2016.9 Contents What we can do with sensors Sensor market trend Challenges of sensor packaging SiP technology to overcome challenges Overview

More information

Welcome to the SME Membership Webinar Key Benefits of SME Membership

Welcome to the SME Membership Webinar Key Benefits of SME Membership Welcome to the SME Membership Webinar Key Benefits of SME Membership The Webinar will start at 3:00pm (EDT) ------------------------------------------------------- To join the audio conference Dial: 1-877-668-4493

More information

New Approaches to Develop a Scalable 3D IC Assembly Method

New Approaches to Develop a Scalable 3D IC Assembly Method New Approaches to Develop a Scalable 3D IC Assembly Method Charles G. Woychik Ph.D. Sangil Lee, Ph.D., Scott McGrath, Eric Tosaya and Sitaram Arkalgud Ph.D. Invensas Corporation 3025 Orchard Parkway San

More information

Ultra-thin Die Characterization for Stack-die Packaging

Ultra-thin Die Characterization for Stack-die Packaging Ultra-thin Die Characterization for Stack-die Packaging Wei Sun, W.H. Zhu, F.X. Che, C.K. Wang, Anthony Y.S. Sun and H.B. Tan United Test & Assembly Center Ltd (UTAC) Packaging Analysis & Design Center

More information

Presented by the Texas Gulf Coast Chapter. Norris Conference Center Houston/CityCentre Thursday, April 12, :00am-6:00pm

Presented by the Texas Gulf Coast Chapter. Norris Conference Center Houston/CityCentre Thursday, April 12, :00am-6:00pm Norris Conference Center Houston/CityCentre Thursday, April 12, 2012 8:00am-6:00pm Dear Friend, In 2011 approximately 150 professionals from the Houston LEED Facts area gathered to hear specially selected

More information

Plan Optik AG. Plan Optik AG PRODUCT CATALOGUE

Plan Optik AG. Plan Optik AG PRODUCT CATALOGUE Plan Optik AG Plan Optik AG PRODUCT CATALOGUE 2 In order to service the high demand of wafers more quickly, Plan Optik provides off the shelf products in sizes from 2 up to 300mm diameter. Therefore Plan

More information

Thermal Management in the 3D-SiP World of the Future

Thermal Management in the 3D-SiP World of the Future Thermal Management in the 3D-SiP World of the Future Presented by W. R. Bottoms March 181 th, 2013 Smaller, More Powerful Portable Devices Are Driving Up Power Density Power (both power delivery and power

More information

Semiconductor and LED Markets. Jon Sabol Vice President and General Manager Semiconductor and LED Division

Semiconductor and LED Markets. Jon Sabol Vice President and General Manager Semiconductor and LED Division Semiconductor and LED Markets Jon Sabol Vice President and General Manager Semiconductor and LED Division Semiconductor & LED Investing in Semiconductor and LED $ Millions 300 200 27% CAGR 100 0 * FY06

More information

CREATING RELIABLE AND MANUFACTURABLE RF DESIGNS

CREATING RELIABLE AND MANUFACTURABLE RF DESIGNS CREATING RELIABLE AND MANUFACTURABLE RF DESIGNS Chandra Gupta, Ph.D., MBA CPI, BMD, Beverly, MA IEEE Boston Reliability Chapter, Lexington, MA Sept 13, 2017 IEEE Boston Reliability Boston Chapter Sept

More information

Nanotechnology, the infrastructure, and IBM s research projects

Nanotechnology, the infrastructure, and IBM s research projects Nanotechnology, the infrastructure, and IBM s research projects Dr. Paul Seidler Coordinator Nanotechnology Center, IBM Research - Zurich Nanotechnology is the understanding and control of matter at dimensions

More information

The Novel Thin Flexible PCB Module for 3D Packages

The Novel Thin Flexible PCB Module for 3D Packages The Novel Thin Flexible PCB Module for 3D Packages Bo Zhang Institute of Microelectronics Chinese Academy of Sciences, Beijing, China Email: zhangbo1@ime.ac.cn Outlines Laboratory introduction Project

More information

Failure Modes and Effect Analysis (FMEA) for Semiconductor Industry

Failure Modes and Effect Analysis (FMEA) for Semiconductor Industry Failure Modes and Effect Analysis (FMEA) for Semiconductor Industry This program is sponsored by: Kulim Hi-Tech Park Conducted by: DreamCatcher Consulting Sdn Bhd Failure Modes and Effect Analysis (FMEA)

More information

Dr. Eric Bogatin (v) Windriver Dr Longmont, CO

Dr. Eric Bogatin (v) Windriver Dr Longmont, CO Dr. Eric Bogatin (v) 913-424-4333 707 Windriver Dr Longmont, CO 80504 eric@ericbogatin.com www.bethesignal.com Adjunct Professor in Electrical Computer and Energy Engineering Areas of Expertise: Signal

More information

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering An Introduction to Electronics Systems Packaging Prof. G. V. Mahesh Department of Electronic Systems Engineering India Institute of Science, Bangalore Module No. # 02 Lecture No. # 08 Wafer Packaging Packaging

More information

Thin Film Resistor Integration into Flex-Boards

Thin Film Resistor Integration into Flex-Boards Thin Film Resistor Integration into Flex-Boards 7 rd International Workshop Flexible Electronic Systems November 29, 2006, Munich by Dr. Hans Burkard Hightec H MC AG, Lenzburg, Switzerland 1 Content HiCoFlex:

More information

Advances in X-Ray Technology for Semicon Applications Keith Bryant and Thorsten Rother

Advances in X-Ray Technology for Semicon Applications Keith Bryant and Thorsten Rother Advances in X-Ray Technology for Semicon Applications Keith Bryant and Thorsten Rother X-Ray Champions, Telspec, Yxlon International Agenda The x-ray tube, the heart of the system Advances in digital detectors

More information

Silicon Photonics Technology Platform To Advance The Development Of Optical Interconnects

Silicon Photonics Technology Platform To Advance The Development Of Optical Interconnects Silicon Photonics Technology Platform To Advance The Development Of Optical Interconnects By Mieke Van Bavel, science editor, imec, Belgium; Joris Van Campenhout, imec, Belgium; Wim Bogaerts, imec s associated

More information

Timothy S. Cale, Ph.D ,

Timothy S. Cale, Ph.D , Timothy S. Cale, Ph.D. timothy.cale@gmail.com, 480-381-2228, www.process-evolution.com Objective Provide software tools and consulting services that improve materials and processes. Summary I have extensive

More information

B. Flip-Chip Technology

B. Flip-Chip Technology B. Flip-Chip Technology B1. Level 1. Introduction to Flip-Chip techniques B1.1 Why flip-chip? In the development of packaging of electronics the aim is to lower cost, increase the packaging density, improve

More information

High Efficient Heat Dissipation on Printed Circuit Boards. Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH

High Efficient Heat Dissipation on Printed Circuit Boards. Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH High Efficient Heat Dissipation on Printed Circuit Boards Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH m.wille@se-pcb.de Introduction 2 Heat Flux: Q x y Q z The substrate (insulation)

More information

Manufacturing Development of a New Electroplated Magnetic Alloy Enabling Commercialization of PwrSoC Products

Manufacturing Development of a New Electroplated Magnetic Alloy Enabling Commercialization of PwrSoC Products Manufacturing Development of a New Electroplated Magnetic Alloy Enabling Commercialization of PwrSoC Products Trifon Liakopoulos, Amrit Panda, Matt Wilkowski and Ashraf Lotfi PowerSoC 2012 CONTENTS Definitions

More information

Manufacture and Performance of a Z-interconnect HDI Circuit Card Abstract Introduction

Manufacture and Performance of a Z-interconnect HDI Circuit Card Abstract Introduction Manufacture and Performance of a Z-interconnect HDI Circuit Card Michael Rowlands, Rabindra Das, John Lauffer, Voya Markovich EI (Endicott Interconnect Technologies) 1093 Clark Street, Endicott, NY 13760

More information

Introduction of IMS Technology for Advanced Solder Bumping on Wafers / Laminates

Introduction of IMS Technology for Advanced Solder Bumping on Wafers / Laminates Introduction of IMS Technology for Advanced Solder Bumping on Wafers / Laminates Science & Technology IBM Research Tokyo Yasumitsu Orii, PhD Senju Metal Industry Co.,TW Deputy General Manager Lewis Huang

More information

Chapter 2. Literature Review

Chapter 2. Literature Review Chapter 2 Literature Review 2.1 Development of Electronic Packaging Electronic Packaging is to assemble an integrated circuit device with specific function and to connect with other electronic devices.

More information

Compression Molding. Solutions for 3D TSV and other advanced packages as well as cost savings for standard package applications

Compression Molding. Solutions for 3D TSV and other advanced packages as well as cost savings for standard package applications Compression Molding Solutions for 3D TSV and other advanced packages as well as cost savings for standard package applications 1. Company Introduction 2. Package Development Trend 3. Compression FFT Molding

More information

Characterization of Flip Chip Interconnect Failure Modes Using High Frequency Acoustic Micro Imaging With Correlative Analysis

Characterization of Flip Chip Interconnect Failure Modes Using High Frequency Acoustic Micro Imaging With Correlative Analysis Characterization of Flip Chip Interconnect Failure Modes Using High Frequency Acoustic Micro Imaging With Correlative Analysis Janet E. Semmens and Lawrence W. Kessler SONOSCAN, INC. 530 East Green Street

More information

W ith development risk fully borne by the equipment industry and a two-year delay in the main

W ith development risk fully borne by the equipment industry and a two-year delay in the main Page 1 of 5 Economic Challenges and Opportunities in the 300 mm Transition Iddo Hadar, Jaim Nulman, Kunio Achiwa, and Oded Turbahn, Applied Materials Inc. -- 10/1/1998 Semiconductor International W ith

More information

Application Note. Soldering Guidelines for Module PCB Mounting Rev 13

Application Note. Soldering Guidelines for Module PCB Mounting Rev 13 Application Note Soldering Guidelines for Module PCB Mounting Rev 13 OBJECTIVE The objective of this application note is to provide ANADIGICS customers general guidelines for PCB second level interconnect

More information

Abstract. Key words: Interconnections, wire bonding, Ball Grid Arrays, metallization

Abstract. Key words: Interconnections, wire bonding, Ball Grid Arrays, metallization Integrated Solutions to Bonding BGA Packages: Capillary, Wire, and Machine Considerations by Leroy Christie, Director Front Line Process Engineering AMKOR Electronics 1900 South Price Road, Chandler, Az

More information

Standoff Height Measurement of Flip Chip Assemblies by Scanning Acoustic Microscopy

Standoff Height Measurement of Flip Chip Assemblies by Scanning Acoustic Microscopy Standoff Height Measurement of Flip Chip Assemblies by Scanning Acoustic Microscopy C.W. Tang, Y.C. Chan, K.C. Hung and D.P. Webb Department of Electronic Engineering City University of Hong Kong Tat Chee

More information

The Department of Advanced Materials Engineering. Materials and Processes in Polymeric Microelectronics

The Department of Advanced Materials Engineering. Materials and Processes in Polymeric Microelectronics The Department of Advanced Materials Engineering Materials and Processes in Polymeric Microelectronics 1 Outline Materials and Processes in Polymeric Microelectronics Polymeric Microelectronics Process

More information

Inductor Modeling of Integrated Passive Device for RF Applications

Inductor Modeling of Integrated Passive Device for RF Applications Inductor Modeling of Integrated Passive Device for RF Applications Yuan-Chia Hsu Meng-Lieh Sheu Chip Implementation Center Department of Electrical Engineering 1F, No.1, Prosperity Road I, National Chi

More information

Innovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538

Innovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538 Innovations Push Package-on-Package Into New Markets by Flynn Carson STATS ChipPAC Inc. 47400 Kato Rd Fremont, CA 94538 Copyright 2010. Reprinted from Semiconductor International, April 2010. By choosing

More information

NTU RECIPIENTS OF NRF S PROOF OF CONCEPT SCHEME GRANTS. 1. A Semantics-Based and Service-Oriented Framework for the Virtualisation of Sensor Networks

NTU RECIPIENTS OF NRF S PROOF OF CONCEPT SCHEME GRANTS. 1. A Semantics-Based and Service-Oriented Framework for the Virtualisation of Sensor Networks Reg. No. 200604393R FACT SHEET For immediate release Total: 7 pages including this page Singapore, 21 August 2009 NTU RECIPIENTS OF NRF S PROOF OF CONCEPT SCHEME GRANTS 1. A Semantics-Based and Service-Oriented

More information

Photolithography I ( Part 1 )

Photolithography I ( Part 1 ) 1 Photolithography I ( Part 1 ) Chapter 13 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Bjørn-Ove Fimland, Department of Electronics and Telecommunication, Norwegian University of Science

More information

Modeling, Design, and Demonstration of 2.5D Glass Interposers for 16-Channel 28 Gbps Signaling Applications

Modeling, Design, and Demonstration of 2.5D Glass Interposers for 16-Channel 28 Gbps Signaling Applications Modeling, Design, and Demonstration of 2.5D Glass Interposers for 16-Channel 28 Gbps Signaling Applications Brett Sawyer, Bruce C. Chou, Saumya Gandhi, Jack Mateosky, Venky Sundaram, and Rao Tummala 3D

More information

Presented By Tsv. Presented By Tsv

Presented By Tsv. Presented By Tsv We have made it easy for you to find a PDF Ebooks without any digging. And by having access to our ebooks online or by storing it on your computer, you have convenient answers with presented by tsv. To

More information

Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics

Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1 Topics What is semiconductor Basic semiconductor devices Basics of IC processing CMOS technologies 2006/9/27 2 1 What is Semiconductor

More information

Data Sheet _ R&D. Rev Date: 8/17

Data Sheet _ R&D. Rev Date: 8/17 Data Sheet _ R&D Rev Date: 8/17 Micro Bump In coming years the interconnect density for several applications such as micro display, imaging devices will approach the pitch 10um and below. Many research

More information

Chapter 3 Basics Semiconductor Devices and Processing

Chapter 3 Basics Semiconductor Devices and Processing Chapter 3 Basics Semiconductor Devices and Processing 1 Objectives Identify at least two semiconductor materials from the periodic table of elements List n-type and p-type dopants Describe a diode and

More information

Flexible Substrates and SCB-Technology

Flexible Substrates and SCB-Technology Flexible Substrates and SCB-Technology Substrate Technology As requirements are increasing, so are electronic systems becoming smaller and smaller and more complex. In its role as innovative forerunner

More information

New Technology Insertion in Military and Space Standards

New Technology Insertion in Military and Space Standards New Technology Insertion in Military and Space Standards at SAE SSTC-G12 and JEDEC JC-13 Anduin E. Touw Technical Fellow Boeing Space & Intelligence Systems anduin.e.touw@boeing.com Introduction In order

More information

1.1 PHILOSOPHY OF MICRO/NANOFABRICATION

1.1 PHILOSOPHY OF MICRO/NANOFABRICATION CHAPTER Introduction 1 C H A P T E R C O N T E N T S 1.1 Philosophy of Micro/Nanofabrication... 1 1.2 The Industry Science Dualism... 5 1.3 Industrial Applications... 8 1.4 Purpose and Organization of

More information

MEMS in ECE at CMU. Gary K. Fedder

MEMS in ECE at CMU. Gary K. Fedder MEMS in ECE at CMU Gary K. Fedder Department of Electrical and Computer Engineering and The Robotics Institute Carnegie Mellon University Pittsburgh, PA 15213-3890 fedder@ece.cmu.edu http://www.ece.cmu.edu/~mems

More information

Advanced Packaging - Pulsed-laser Heating for Flip Chip Assembly

Advanced Packaging - Pulsed-laser Heating for Flip Chip Assembly Page 1 of 5 Pulsed-laser Heating for Flip Chip Assembly A stress-free alternative By Thorsten Teutsch, Ph.D., Pac Tech USA, Elke Zakel, Ph.D., and Ghassem Azdasht, Pac Tech GmbH As flip chip applications

More information

EXHIBITOR PROSPECTUS. 74 th Georgia Orthopaedic Society Annual Meeting. September 19-22, 2019 at The Cloister on Sea Island, Georgia

EXHIBITOR PROSPECTUS. 74 th Georgia Orthopaedic Society Annual Meeting. September 19-22, 2019 at The Cloister on Sea Island, Georgia 74 th Annual Meeting EXHIBITOR PROSPECTUS September 19-22, 2019 at The Cloister on Sea Island, Georgia A d v o c a c y R e l a t i o n s h i p s E d u c a t i o n INVITATION TO EXHIBIT The GOS Annual Meeting

More information

True Three-Dimensional Interconnections

True Three-Dimensional Interconnections True Three-Dimensional Interconnections Satoshi Yamamoto, 1 Hiroyuki Wakioka, 1 Osamu Nukaga, 1 Takanao Suzuki, 2 and Tatsuo Suemasu 1 As one of the next-generation through-hole interconnection (THI) technologies,

More information