Compression Molding. Solutions for 3D TSV and other advanced packages as well as cost savings for standard package applications

Size: px
Start display at page:

Download "Compression Molding. Solutions for 3D TSV and other advanced packages as well as cost savings for standard package applications"

Transcription

1 Compression Molding Solutions for 3D TSV and other advanced packages as well as cost savings for standard package applications

2 1. Company Introduction 2. Package Development Trend 3. Compression FFT Molding Technology 4. Advantages by Compression FFT Mold 5. Cost reduction by Compression FFT Mold 6. Mass production equipment (PMC1040) 7. LED Lense Compression Molding 8. Summary / Conclusion 2

3 1 Company Introduction TOWA Europe GmbH has been established in A division of The TOWA Corporation of Japan, founded in Towa Corporation, a Molding Pioneer With a 40% WW market share, Towa is largest supplier of Mold equipment Cooperation with the package/product development centres of our European customers as well as with European institutes, enables us to play a leading role in the development of new products by European companies With our Towa Europe PDC (Package Development Center) we give full support in package development of Semiconductor and LED packages, from the designing stage to mass production. Source : VLSI Research 3

4 1 Company Introduction 4

5 Assembly Style 2 Package Road Map and Towa Mold Solutions Structure Package Trend Former generation DIP Single Cavity QFP/TQFP SOP/TSOP Single Cavity New generation PBGA Map Cavity FBGA FC BGA CSP Chip stack WL CSP POP Package stack WL CSP High end SIP 2014 Through Silicon Via Large Substrate Future mainstre am Matrix Cavity Matrix Cavity Map Unit Cavity Large Frame 5

6 2 Package Road Map and Towa Mold Solutions 1st Generation Mold method Transfer Single plunger 2nd Generation Mold method Transfer Multi-plunger 2.5th Generation Mold method Transfer Multi-plunger with vacuum 3rd Generation Mold method Compression FFT molding Single Cavity LF Matrix Cavity L/F Matrix allay package(map) FC BGA FBGA CSP High Power UV LED Chip stuck WL CSP SOP/TSOP PBGA Package stuck Stack Die & long wire & low loop height DIP QFP/TQFP Single Chip Flow Free Thin Molding Fine & Long wire Thin Package Multi-Stack Die Low-K Die Year Mold thickness (mm) Mold Width (mm) No of stack chip Wire length (mm) Wire dia (μm)

7 2 Package Road Map and Towa Mold Solutions Advance packaging 2013 => 7

8 3 Compression FFT Molding Technology Transfer Molding FM Seal Compression Molding Upper Transfer Speed Upper Chase Transfer Pressure Lower Lower Chase MAP Substrate Wafer LED Mold compound ( Pellet ) is set in the pot. Melted compound is transferred into mold chase. Mold compound ( Granule / Liquid) is set in lower chase. Substrate is slowly dipped into melted compound. 8

9 3 Compression Molding Technology: Film Handler Unwind Wind Upper Mold Die Release Film Middle Plate Ion Blow Lower Mold Die Film Width : 100 ~ 140mm Film roll diameter : φ180 MAX. Film exchange time : about 10 minute Film usage length per shot : length 400mm 9

10 3 Compression Molding Technology: FM Technology FM Die STD Molding FM unit FM Molding Steam Air in tablet Packed air 1mm FM position In filling Feature With vacuum unit, vacuum tank and unique seal enable gas & air inside of tablet or during resin fusion to deaerate within 1 second just 1mm away from final clamping position. Effect Void free and stable molding. Adequate to Thin Large Package, Stack Die, Stack Package, Flip Chip,Clear Resin etc 10

11 3 Compression FFT Molding Technology Fundamentals Compression molding Set resin into cavity area only. Pressurized encapsulation. - - No cull / runner Stable molding. Release film Release molded products from mold cavity. - No damage caused by ejection stress. - No ejector pin marks Protect cavities from contamination and abrasion. - Reduce cleaning or maintenance process FM Remove air and out-gas while molding. - - No voids No burnt spot caused by gas or air 11

12 4 Advantages: Enlarged substrate Size Transfer molding Compression FFT molding GATE side Compound flow-free Compound flow unbalance Compression FFT Molding Method is able to minimize resin flow comparing with Transfer Molding Method. To fill out all part of molding area, Transfer Molding Method takes much longer time. Compression FFT molding method has an advantage at larger substrate due to this reason. Cost reduction by using larger substrate up to 100 x 300 or Large Panels 12

13 4 Advantages: High Quality Molding Multi-stack die package Transfer molding Void Compression FFT molding Resin flow 13

14 4 Advantages: High Quality Molding Sensitive packaging - Overhanging dies, Low K die, fragile MEMS can be molded by compression molding by low encapsulation pressure. Compression FFT molding 14

15 4 Advantages: High Quality molding Long or fine wire bonded package Transfer molding Compression FFT molding Wire sweep max. 5% Resin : Green compound Wire diameter : 20 µm Wire length : 5.5 mm MAX. Wire sweep max. 0.3% 15

16 4 Advantages: High Quality molding Flip chip underfill Comparison picture With/Without FM(Flip chip / Matrix) Chip size : 7mm Gap : 70μm With FM Without FM 16

17 5 Cost Reduction: Reduction of Gold Wire Fine wire Compression FFT Molding Method enables gold wire to be smaller by minimized resin flow. Mold evaluation example of fine & long Wire MOLDING CONDITION Wire: φ15μm Wire length 5mm Cost down proposal of finer gold wire φ25μm φ15μm φ22μm φ15μm Approx. 64% reduction Approx. 54% reduction Cross-section ratio 17

18 5 Cost Reduction: Improved Resin Utalization Transfer Molding Compression FFT Molding Approx. 40~60% resin usage 100% resin usage Improved resin utilization and reduction of waste material and disposal cost

19 5 Cost Reduction: Reduction CMP / Backgrinding By reducing CMP, Back grinding process, Reduction of one process and equipment cost CMP, Back grinding process is required Chip thickness is free so that CMP, Back grinding process can be eliminated. Minimum Mold Gap over Die Transfer molding CompressionFFT molding

20 5 Cost Reduction: Progress of productivity and workability 1.Flexibility to different thickness products a. Available range from initial setting is +0.3mm of thickness of substrate or package by parameter. b. No conversion is required. Effective usage of chase and parts. 2.Decrease cleaning time of chase with release film. 3. Same Granular Compound can be used for different package type vs. troublesome pellet control management 20

21 6 Mass Production equipment PMC1040 appearance 21

22 6 Mass Production equipment Feature of PMC1040-S By using pre-cut release film method, release film usage is improved Advanced resin supply accuracy. Small foot print by using Hold Frame structure. Possible to connect maximum 4 Hold Frame module (= 8 strips) to meet mass production requirement. PMC can handle 30% wider substrate (Max 100 x 300mm) Possible to detect number of stack chip by Laser scan sensor Resin cooling ability. Molded substrate warpage compensation function equipped.

23 Conventional package 7 Led Lense Compression Molding Compression FFT molding, Simplify high power LED manufacturing process Die bonding Silicon lens Pre-molding Substrate (ceramics etc.) Epoxy, phosphor layer Compression FFT molding Die bonding Substrate (ceramics etc.) Compression molding Silicon, phosphor layer Lens shape No lens misalignment! 23

24 LED application Advantages of LED Compression FFT molding 1. Improves productivity by molding a lot of LED packages at one time. 2. Enables to miniaturize LED packages as thin package and small dia. Lens can be molded. 3. Enables to reduce LED package assembly process by making lens shape simultaneously by compression molding with silicone, instead of mounting separated lens. 4. Improves effective usage of reisn (over 95%) 5. Enables to encapsulate by phosphor mixed resin. 6. Improve reliability as release agent is not required to add in silicone resin. 7. Contributes improvement of heat radiation by wide substrate material selection (Ceramics etc.). 8. It's applicable to various lens shape not only dome type. (e.g., to make hollow on vertex of lens in order to spread light.) 24

25 8 Summary and Conclusion Superiority of Compression FFT Mold Larger substrate Finer wire Effective resin usage Cost reduction of CMP and other process Progress of productivity and workability Compression FFT molding method is capable for molding not only existing packages, but also for advanced packaging with the most beneficial cost reduction. 25

26 8 Summary and conclusion Various applications by Compression FFT molding Semiconductor / IC Complex Tooling Solar Cell Surface protection, Focus lens Mold LED Mold TOWA Compression FFT Mold The solution for difficult-to-mold packages, thin large area molding and automating. High filler contents, high adhesion, Silicone Resin (Heat proof, ultra-violets transit) Epoxy Resin ( High Adhesion etc. ) MEMS Cavity Electric Components Module Free from Vibration and Outer Conditions 26

27 8 Summary and conclusion Various assembly style by Compression FFT molding Strip Single /Multi Cap LED( Strip and panel size ) Wafer Level Panel Size 27

28 Thank you for your attention! 28

Photonic device package design, assembly and encapsulation.

Photonic device package design, assembly and encapsulation. Photonic device package design, assembly and encapsulation. Abstract. A.Bos, E. Boschman Advanced Packaging Center. Duiven, The Netherlands Photonic devices like Optical transceivers, Solar cells, LED

More information

Innovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538

Innovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538 Innovations Push Package-on-Package Into New Markets by Flynn Carson STATS ChipPAC Inc. 47400 Kato Rd Fremont, CA 94538 Copyright 2010. Reprinted from Semiconductor International, April 2010. By choosing

More information

Brief Introduction of Sigurd IC package Assembly

Brief Introduction of Sigurd IC package Assembly Brief Introduction of Sigurd IC package Assembly Content Package Development Trend Product Brief Sawing type QFN Representative MEMS Product LGA Light Sensor Proximity Sensor High Yield Capability Low

More information

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative POSSUM TM Die Design as a Low Cost 3D Packaging Alternative The trend toward 3D system integration in a small form factor has accelerated even more with the introduction of smartphones and tablets. Integration

More information

Two major features of this text

Two major features of this text Two major features of this text Since explanatory materials are systematically made based on subject examination questions, preparation

More information

Stack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi, and DW Son ChipPAC, Inc.

Stack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi, and DW Son ChipPAC, Inc. Stack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi, and DW Son ChipPAC, Inc. IEEE/CPMT Seminar Overview 4 Stacked die Chip Scale Packages (CSPs) enable more device functionality

More information

Advances in stacked-die packaging

Advances in stacked-die packaging pg.10-15-carson-art 16/6/03 4:12 pm Page 1 The stacking of die within IC packages, primarily Chip Scale Packages (CSP) Ball Grid Arrays (BGAs) has evolved rapidly over the last few years. The now standard

More information

B. Flip-Chip Technology

B. Flip-Chip Technology B. Flip-Chip Technology B1. Level 1. Introduction to Flip-Chip techniques B1.1 Why flip-chip? In the development of packaging of electronics the aim is to lower cost, increase the packaging density, improve

More information

General Rules for Bonding and Packaging

General Rules for Bonding and Packaging General Rules for Bonding and Packaging at the Else Kooi Laboratory 3 CONTENT Rules for assembly at EKL 4 Introduction to assembly 5 Rules for Saw Lane 7 Rules for Chip Size 8 Rules for Bondpads 9 Rules

More information

Okamoto Machine Tool Works, LTD. June 22, th SEMATECH Symposium Japan 1

Okamoto Machine Tool Works, LTD. June 22, th SEMATECH Symposium Japan 1 Okamoto Machine Tool Works, LTD 1 Contents Solutions for TSV Wafer Thinning Process (Front Side Via) TSV Wafer Thinning Challenges Process Improvement (4-years Development) TSV Wafer Thinning Tool (TSV300)

More information

Technology Trends and Future History of Semiconductor Packaging Substrate Material

Technology Trends and Future History of Semiconductor Packaging Substrate Material Review 6 Technology Trends and Future History of Semiconductor Packaging Substrate Material Yoshihiro Nakamura Advanced Performance Materials Operational Headquarters Advanced Core Materials Business Sector

More information

PANEL LEVEL PACKAGING A MANUFACTURING SOLUTION FOR COST-EFFECTIVE SYSTEMS

PANEL LEVEL PACKAGING A MANUFACTURING SOLUTION FOR COST-EFFECTIVE SYSTEMS PANEL LEVEL PACKAGING A MANUFACTURING SOLUTION FOR COST-EFFECTIVE SYSTEMS R. Aschenbrenner, K.-F. Becker, T. Braun, and A. Ostmann Fraunhofer Institute for Reliability and Microintegration Berlin, Germany

More information

CHAPTER 11: Testing, Assembly, and Packaging

CHAPTER 11: Testing, Assembly, and Packaging Chapter 11 1 CHAPTER 11: Testing, Assembly, and Packaging The previous chapters focus on the fabrication of devices in silicon or the frontend technology. Hundreds of chips can be built on a single wafer,

More information

SiP packaging technology of intelligent sensor module. Tony li

SiP packaging technology of intelligent sensor module. Tony li SiP packaging technology of intelligent sensor module Tony li 2016.9 Contents What we can do with sensors Sensor market trend Challenges of sensor packaging SiP technology to overcome challenges Overview

More information

Chapter 11 Testing, Assembly, and Packaging

Chapter 11 Testing, Assembly, and Packaging Chapter 11 Testing, Assembly, and Packaging Professor Paul K. Chu Testing The finished wafer is put on a holder and aligned for testing under a microscope Each chip on the wafer is inspected by a multiple-point

More information

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering An Introduction to Electronics Systems Packaging Prof. G. V. Mahesh Department of Electronic Systems Engineering India Institute of Science, Bangalore Module No. # 02 Lecture No. # 08 Wafer Packaging Packaging

More information

!"#$"%&' ()#*+,-+.&/0(

!#$%&' ()#*+,-+.&/0( !"#$"%&' ()#*+,-+.&/0( Multi Chip Modules (MCM) or Multi chip packaging Industry s first MCM from IBM. Generally MCMs are horizontal or two-dimensional modules. Defined as a single unit containing two

More information

The Future of Packaging ~ Advanced System Integration

The Future of Packaging ~ Advanced System Integration The Future of Packaging ~ Advanced System Integration Enabling a Microelectronic World R. Huemoeller SVP, Adv. Product / Platform Develop June 2013 Product Segments End Market % Share Summary 2 New Product

More information

Hiding In Plain Sight. How Ultrasonics Can Help You Find the Smallest Bonded Wafer and Device Defects. A Sonix White Paper

Hiding In Plain Sight. How Ultrasonics Can Help You Find the Smallest Bonded Wafer and Device Defects. A Sonix White Paper Hiding In Plain Sight How Ultrasonics Can Help You Find the Smallest Bonded Wafer and Device Defects A Sonix White Paper If You Can See It, You Can Solve It: Understanding Ultrasonic Inspection of Bonded

More information

The Future of Packaging and Cu Wire Bonding Advances. Ivy Qin

The Future of Packaging and Cu Wire Bonding Advances. Ivy Qin The Future of Packaging and Cu Wire Bonding Advances Ivy Qin Introduction Semiconductors have been around for over 70 years Packaging is playing a more and more important role, providing low cost high

More information

Silicon Interposers enable high performance capacitors

Silicon Interposers enable high performance capacitors Interposers between ICs and package substrates that contain thin film capacitors have been used previously in order to improve circuit performance. However, with the interconnect inductance due to wire

More information

Advanced Packaging Solutions

Advanced Packaging Solutions Advanced Packaging Solutions by USHIO INC. USHIO s UX Series Providing Advanced Packaging Solutions Page 2 USHIO s UX Series Models Featured @ SEMICON West 2013 Page 2 Large-Size Interposer Stepper UX7-3Di

More information

Hermetic Packaging Solutions using Borosilicate Glass Thin Films. Lithoglas Hermetic Packaging Solutions using Borosilicate Glass Thin Films

Hermetic Packaging Solutions using Borosilicate Glass Thin Films. Lithoglas Hermetic Packaging Solutions using Borosilicate Glass Thin Films Hermetic Packaging Solutions using Borosilicate Glass Thin Films 1 Company Profile Company founded in 2006 ISO 9001:2008 qualified since 2011 Headquarters and Production in Dresden, Germany Production

More information

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING Henry H. Utsunomiya Interconnection Technologies, Inc. Suwa City, Nagano Prefecture, Japan henryutsunomiya@mac.com ABSTRACT This presentation will outline

More information

Dicing Through Hard and Brittle Materials in the Micro Electronic Industry By Gideon Levinson, Dicing Tools Product Manager

Dicing Through Hard and Brittle Materials in the Micro Electronic Industry By Gideon Levinson, Dicing Tools Product Manager Dicing Through Hard and Brittle Materials in the Micro Electronic Industry By Gideon Levinson, Dicing Tools Product Manager A high percentage of micro electronics dicing applications require dicing completely

More information

New Power MOSFET. 1. Introduction. 2. Application of Power MOSFETs. Naoto Fujisawa Toshihiro Arai Tadanori Yamada

New Power MOSFET. 1. Introduction. 2. Application of Power MOSFETs. Naoto Fujisawa Toshihiro Arai Tadanori Yamada New Power MOSFET Naoto Fujisawa Toshihiro Arai Tadanori Yamada 1. Introduction Due to the finer patterns and higher integration of LSIs, functions that were used a few years ago in minicomputers have now

More information

Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract)

Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract) Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract) by Tom Strothmann, *Damien Pricolo, **Seung Wook Yoon, **Yaojian Lin STATS ChipPAC Inc.1711 W Greentree Drive Tempe,

More information

SOLDERABLE ANISOTROPIC CONDUCTIVE ADHESIVES FOR 3D PACKAGE APPLICATIONS

SOLDERABLE ANISOTROPIC CONDUCTIVE ADHESIVES FOR 3D PACKAGE APPLICATIONS SOLDERABLE ANISOTROPIC CONDUCTIVE ADHESIVES FOR 3D PACKAGE APPLICATIONS ABSTRACT: Dr. Mary Liu and Dr. Wusheng Yin YINCAE Advanced Materials, LLC Albany, NY 3D packaging has recently become very attractive

More information

Advances in X-Ray Technology for Semicon Applications Keith Bryant and Thorsten Rother

Advances in X-Ray Technology for Semicon Applications Keith Bryant and Thorsten Rother Advances in X-Ray Technology for Semicon Applications Keith Bryant and Thorsten Rother X-Ray Champions, Telspec, Yxlon International Agenda The x-ray tube, the heart of the system Advances in digital detectors

More information

CHAPTER 5: MOULDING PROCESS

CHAPTER 5: MOULDING PROCESS CHAPTER OUTLINE CHAPTER 5: MOULDING PROCESS 5.1 INTRODUCTION 5.2 INJECTION MOULDING 5.3 COMPRESSION AND TRANSFER MOLDING 5.4 BLOW AND ROTATIONAL MOLDING 5.5 PRODUCT DESIGN CONSIDERATIONS 1 5.1 Introduction

More information

Enabling Materials for Wafer Level Packaging, MEMS & Sensor Assembly

Enabling Materials for Wafer Level Packaging, MEMS & Sensor Assembly Enabling Materials for Wafer Level Packaging, MEMS & Sensor Assembly 28 th Chemnitzer Seminar June 12 th, 2018 by Ruud de Wit Henkel Electronic Materials Content Henkel Electronic Materials Introduction

More information

Expanding film and process for high efficiency 5 sides protection and FO-WLP fabrication

Expanding film and process for high efficiency 5 sides protection and FO-WLP fabrication 2017 IEEE 67th Electronic Components and Technology Conference Expanding film and process for high efficiency 5 sides protection and FO-WLP fabrication Kazutaka Honda, Naoya Suzuki, Toshihisa Nonaka, Hirokazu

More information

Introduction of IMS Technology for Advanced Solder Bumping on Wafers / Laminates

Introduction of IMS Technology for Advanced Solder Bumping on Wafers / Laminates Introduction of IMS Technology for Advanced Solder Bumping on Wafers / Laminates Science & Technology IBM Research Tokyo Yasumitsu Orii, PhD Senju Metal Industry Co.,TW Deputy General Manager Lewis Huang

More information

Advanced High-Density Interconnection Technology

Advanced High-Density Interconnection Technology Advanced High-Density Interconnection Technology Osamu Nakao 1 This report introduces Fujikura s all-polyimide IVH (interstitial Via Hole)-multi-layer circuit boards and device-embedding technology. Employing

More information

Injection Molding Principles

Injection Molding Principles Injection Molding Principles R&D Center 1. What is injection molding? Most engineering plastics are being manufactured by injection molding and it is important to understand both its procedures and precautions.

More information

Die Prep Considerations for IC Device Applications CORWIL Technology 1635 McCarthy Blvd Milpitas, CA 95035

Die Prep Considerations for IC Device Applications CORWIL Technology 1635 McCarthy Blvd Milpitas, CA 95035 Die Prep Considerations for IC Device Applications CORWIL Technology 1635 McCarthy Blvd Milpitas, CA 95035 Jonny Corrao Die Prep While quality, functional parts are the end goal for all semiconductor companies,

More information

University of Arizona College of Optical Sciences

University of Arizona College of Optical Sciences University of Arizona College of Optical Sciences Name: Nachiket Kulkarni Course: OPTI521 Topic Plastic Injection Molding Submitted to Prof. J. Burge Date 1. Introduction In daily life, we come across

More information

BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc.

BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc. BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc. www.circuittechnology.com The trend in the electronics interconnect industry towards Area Array Packages type packages (BGA s, CSP s, CGA s etc.)

More information

Chapter 2. Literature Review

Chapter 2. Literature Review Chapter 2 Literature Review 2.1 Development of Electronic Packaging Electronic Packaging is to assemble an integrated circuit device with specific function and to connect with other electronic devices.

More information

Manufacturing: Chapter 3 Casting

Manufacturing: Chapter 3 Casting CHAPTER THREE Metal Casting Casting, shown in Fig. 3.1, is the process of pouring molten metal into a mould containing a cavity, which represents the required product shape. It is one of the most commonly

More information

ASAHI DIAMOND. SILICON PROCESSING TOOLS for SEMICONDUCTORS SEMICONDUCTOR B-52-1

ASAHI DIAMOND. SILICON PROCESSING TOOLS for SEMICONDUCTORS SEMICONDUCTOR B-52-1 ASAHI DIAMOND SILICON PROCESSING TOOLS for SEMICONDUCTORS SEMICONDUCTOR B-52-1 Asahi Diamond makes a social foundation. We see electronics and semiconductor products used in various ways in our surroundings.

More information

Processes for Flexible Electronic Systems

Processes for Flexible Electronic Systems Processes for Flexible Electronic Systems Michael Feil Fraunhofer Institut feil@izm-m.fraunhofer.de Outline Introduction Single sheet versus reel-to-reel (R2R) Substrate materials R2R printing processes

More information

3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology

3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology 3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology by Seung Wook Yoon, *K. T. Kang, W. K. Choi, * H. T. Lee, Andy C. B. Yong and Pandi C. Marimuthu STATS ChipPAC LTD, 5 Yishun Street

More information

High Efficient Heat Dissipation on Printed Circuit Boards. Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH

High Efficient Heat Dissipation on Printed Circuit Boards. Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH High Efficient Heat Dissipation on Printed Circuit Boards Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH m.wille@se-pcb.de Introduction 2 Heat Flux: Q x y Q z The substrate (insulation)

More information

Chapter 1 Sand Casting Processes

Chapter 1 Sand Casting Processes Chapter 1 Sand Casting Processes Sand casting is a mold based net shape manufacturing process in which metal parts are molded by pouring molten metal into a cavity. The mold cavity is created by withdrawing

More information

Application Bulletin 240

Application Bulletin 240 Application Bulletin 240 Design Consideration CUSTOM CAPABILITIES Standard PC board fabrication flexibility allows for various component orientations, mounting features, and interconnect schemes. The starting

More information

Yole Developpement. Developpement-v2585/ Publisher Sample

Yole Developpement.  Developpement-v2585/ Publisher Sample Yole Developpement http://www.marketresearch.com/yole- Developpement-v2585/ Publisher Sample Phone: 800.298.5699 (US) or +1.240.747.3093 or +1.240.747.3093 (Int'l) Hours: Monday - Thursday: 5:30am - 6:30pm

More information

Two Categories of Metal Casting Processes

Two Categories of Metal Casting Processes Two Categories of Metal Casting Processes 1. Expendable mold processes - mold is sacrificed to remove part Advantage: more complex shapes possible Disadvantage: production rates often limited by time to

More information

Plan Optik AG. Plan Optik AG PRODUCT CATALOGUE

Plan Optik AG. Plan Optik AG PRODUCT CATALOGUE Plan Optik AG Plan Optik AG PRODUCT CATALOGUE 2 In order to service the high demand of wafers more quickly, Plan Optik provides off the shelf products in sizes from 2 up to 300mm diameter. Therefore Plan

More information

Benzocyclobutene Polymer dielectric from Dow Chemical used for wafer-level redistribution.

Benzocyclobutene Polymer dielectric from Dow Chemical used for wafer-level redistribution. Glossary of Advanced Packaging: ACA Bare Die BCB BGA BLT BT C4 CBGA CCC CCGA CDIP or CerDIP CLCC COB COF CPGA Anisotropic Conductive Adhesive Adhesive with conducting filler particles where the electrical

More information

Advanced Packaging - Pulsed-laser Heating for Flip Chip Assembly

Advanced Packaging - Pulsed-laser Heating for Flip Chip Assembly Page 1 of 5 Pulsed-laser Heating for Flip Chip Assembly A stress-free alternative By Thorsten Teutsch, Ph.D., Pac Tech USA, Elke Zakel, Ph.D., and Ghassem Azdasht, Pac Tech GmbH As flip chip applications

More information

Semiconductor Back-Grinding

Semiconductor Back-Grinding Semiconductor Back-Grinding The silicon wafer on which the active elements are created is a thin circular disc, typically 150mm or 200mm in diameter. During diffusion and similar processes, the wafer may

More information

Introduction to Manufacturing Processes

Introduction to Manufacturing Processes Introduction to Manufacturing Processes Products and Manufacturing Product Creation Cycle Design Material Selection Process Selection Manufacture Inspection Feedback Typical product cost breakdown Manufacturing

More information

23. Packaging of Electronic Equipments (2)

23. Packaging of Electronic Equipments (2) 23. Packaging of Electronic Equipments (2) 23.1 Packaging and Interconnection Techniques Introduction Electronic packaging, which for many years was only an afterthought in the design and manufacture of

More information

Drivetrain for Vehicles 2018

Drivetrain for Vehicles 2018 Drivetrain for Vehicles 2018 presentation of an innovation RoBoC = Roll Bond Core ADVANTAGES OFFER RoBoC - Keep the stator housing battery housing power unit housing junction box and other similar applications

More information

Figure 7. Hot Carrier Damage Tracks the P-well Current.

Figure 7. Hot Carrier Damage Tracks the P-well Current. Hot Carrier Degradation Physics By Christopher Henderson One useful technique to indirectly observe the damage created by hot carriers is to measure the p-well current. The p-well current closely tracks

More information

TSV MEOL (Mid-End-Of-Line) and its Assembly/Packaging Technology for 3D/2.5D Solutions

TSV MEOL (Mid-End-Of-Line) and its Assembly/Packaging Technology for 3D/2.5D Solutions TSV MEOL (Mid-End-Of-Line) and its Assembly/Packaging Technology for 3D/2.5D Solutions Seung Wook YOON, D.J. Na, *K. T. Kang, W. K. Choi, C.B. Yong, *Y.C. Kim and Pandi C. Marimuthu STATS ChipPAC Ltd.

More information

MEMS Sensors: From Automotive. CE Applications. MicroNanoTec Forum Innovations for Industry April 19 th Hannover, Germany

MEMS Sensors: From Automotive. CE Applications. MicroNanoTec Forum Innovations for Industry April 19 th Hannover, Germany MEMS Sensors: From Automotive to CE Applications MicroNanoTec Forum Innovations for Industry 2010 April 19 th Hannover, Germany Oliver Schatz, CTO 1 Engineering April 2010 GmbH 2009. All rights reserved,

More information

Flip-Chip for MM-Wave and Broadband Packaging

Flip-Chip for MM-Wave and Broadband Packaging 1 Flip-Chip for MM-Wave and Broadband Packaging Wolfgang Heinrich Ferdinand-Braun-Institut für Höchstfrequenztechnik (FBH) Berlin / Germany with contributions by F. J. Schmückle Motivation Growing markets

More information

Diverse Lasers Support Key Microelectronic Packaging Tasks

Diverse Lasers Support Key Microelectronic Packaging Tasks Diverse Lasers Support Key Microelectronic Packaging Tasks Written by D Muller, R Patzel, G Oulundsen, H Halou, E Rea 23 July 2018 To support more sophisticated and compact tablets, phones, watches and

More information

MultiPrep Procedure. Backside Thinning of a Flip-Chip Device G. D. Liechty, C. A. Smith, Allied High Tech Products, Inc.

MultiPrep Procedure. Backside Thinning of a Flip-Chip Device G. D. Liechty, C. A. Smith, Allied High Tech Products, Inc. MultiPrep Procedure Backside Thinning of a Flip-Chip Device G. D. Liechty, C. A. Smith, Allied High Tech Products, Inc., August 2003 Overview When thinning electronic devices for various analyses, including

More information

Packaging Roadmap: The impact of miniaturization. Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007

Packaging Roadmap: The impact of miniaturization. Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007 Packaging Roadmap: The impact of miniaturization Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007 The Challenges for the Next Decade Addressing the consumer experience using the converged

More information

Extrusion. Process. The photo below shows a typical thermoplastic extruder.

Extrusion. Process. The photo below shows a typical thermoplastic extruder. Extrusion This process can be compared to squeezing toothpaste from a tube. It is a continuous process used to produce both solid and hollow products that have a constant cross-section. E.g. window frames,

More information

ACOUSTIC MICRO IMAGING ANALYSIS METHODS FOR 3D PACKAGES

ACOUSTIC MICRO IMAGING ANALYSIS METHODS FOR 3D PACKAGES ACOUSTIC MICRO IMAGING ANALYSIS METHODS FOR 3D PACKAGES Janet E. Semmens Sonoscan, Inc. Elk Grove Village, IL, USA Jsemmens@sonoscan.com ABSTRACT Earlier studies concerning evaluation of stacked die packages

More information

Chapter 7 Introduction to 3D Integration Technology using TSV

Chapter 7 Introduction to 3D Integration Technology using TSV Chapter 7 Introduction to 3D Integration Technology using TSV Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Why 3D Integration An Exemplary TSV Process

More information

Industry trends are boosting Jet Printing. Nico Coenen Global Sales Director Jet Printing

Industry trends are boosting Jet Printing. Nico Coenen Global Sales Director Jet Printing Industry trends are boosting Jet Printing Nico Coenen Global Sales Director Jet Printing Agenda What is Jet Printing Market Overview Industry Trends Typical Applications 2 What is Jet Printing What is

More information

Obducat NIL 6. Nanoimprinting with NRF s NIL 6

Obducat NIL 6. Nanoimprinting with NRF s NIL 6 Obducat NIL 6 Substrates: pieces to 6 inch, hard or soft Thermal cure with PMMA, MR I 7010 etc Alignment to about 3 microns Temperature to 300 HC Pressure 15 to 80 bars Resolution < 50 nm possible Up to

More information

Thinning of IC chips

Thinning of IC chips 1 Thinning of IC chips Annette Teng CORWIL TECHNOLOGY CORP. 1635 McCarthy Blvd. Milpitas, CA 95135 2 CONTENT Industry Demand for thinness Method to achieve ultrathin dies Mechanical testing of ultrathin

More information

Chip Assembly on MID (Molded Interconnect Device) A Path to Chip Modules with increased Functionality

Chip Assembly on MID (Molded Interconnect Device) A Path to Chip Modules with increased Functionality T e c h n o l o g y Dr. Werner Hunziker Chip Assembly on MID (Molded Interconnect Device) A Path to Chip Modules with increased Functionality The MID (Molded Interconnect Device) technology enables the

More information

TAIPRO Engineering. Speaker: M. Saint-Mard Managing director. TAIlored microsystem improving your PROduct

TAIPRO Engineering. Speaker: M. Saint-Mard Managing director. TAIlored microsystem improving your PROduct TAIPRO Engineering MEMS packaging is crucial for system performance and reliability Speaker: M. Saint-Mard Managing director TAIPRO ENGINEERING SA Michel Saint-Mard Administrateur délégué m.saintmard@taipro.be

More information

ULTRON SYSTEMS. Dicing Tape. minitron. elektronik gmbh

ULTRON SYSTEMS. Dicing Tape. minitron. elektronik gmbh e ULTRON SYSTEMS Dicing Tape minitron elektronik gmbh Overview Dicing Tapes Type Description Page Silikontrennmittelfreie Folien 1003R 1004R 1005R 1007R 1008R 1009R 1011R Blue Plastic Film (PVC), Silicone

More information

Installation Precautions

Installation Precautions Installation Precautions 1. Lead orming (1) Avoid bending the leads at the base and ensure that the leads are fixed in place. (2) Bend the leads at a point at least 2mm away from the base. (3) orm the

More information

Image Sensor Advanced Package Solution. Prepared by : JL Huang & KingPak RD division

Image Sensor Advanced Package Solution. Prepared by : JL Huang & KingPak RD division Image Sensor Advanced Package Solution Prepared by : JL Huang & KingPak RD division Contents CMOS image sensor marketing overview Comparison between different type of CMOS image sensor package Overview

More information

ACTIVE IMPLANTS. Glass Encapsulation

ACTIVE IMPLANTS. Glass Encapsulation ACTIVE IMPLANTS Glass Encapsulation OUTLINE Smart Implants Overview Cylindrical Glass Encapsulation CGE Planar Glass Encapsulation PGE Platform for Innovative Implantable Devices 5/7/2013 Glass Encapsulation

More information

Challenges of Ultra-thin LGA Package for Fingerprint Sensors

Challenges of Ultra-thin LGA Package for Fingerprint Sensors Challenges of Ultra-thin LGA Package for Fingerprint Sensors Jensen Tsai Deputy Director, SPIL Outline Background Package Features & Challenges Challenges & Solutions Mold Clearance Low Wire Loop Height

More information

(a) All-SiC 2-in-1 module

(a) All-SiC 2-in-1 module All-SiC -in- Module CHONABAYASHI, Mikiya * OTOMO, Yoshinori * KARASAWA, Tatsuya * A B S T R A C T Fuji Electric has developed an utilizing a SiC device that has been adopted in the development of a high-performance

More information

Injection Molding from 3D Printed Molds. A study of low-volume production of small LDPE parts FORMLABS WHITE PAPER:

Injection Molding from 3D Printed Molds. A study of low-volume production of small LDPE parts FORMLABS WHITE PAPER: FORMLABS WHITE PAPER: Injection Molding from 3D Printed Molds A study of low-volume production of small LDPE parts August 25, 2016 Formlabs and Galomb Inc. formlabs.com Table of Contents Introduction........................

More information

Wirebond challenges in QFN. Engineering Team - Wire bond section SPEL Semiconductor Limited

Wirebond challenges in QFN. Engineering Team - Wire bond section SPEL Semiconductor Limited Introduction: Wirebond challenges in QFN by Engineering Team - Wire bond section SPEL Semiconductor Limited The market for the portable & handheld consumer electronic goods is growing rapidly and technological

More information

Ultra-thin Die Characterization for Stack-die Packaging

Ultra-thin Die Characterization for Stack-die Packaging Ultra-thin Die Characterization for Stack-die Packaging Wei Sun, W.H. Zhu, F.X. Che, C.K. Wang, Anthony Y.S. Sun and H.B. Tan United Test & Assembly Center Ltd (UTAC) Packaging Analysis & Design Center

More information

High efficient heat dissipation on printed circuit boards

High efficient heat dissipation on printed circuit boards High efficient heat dissipation on printed circuit boards Figure 1: Heat flux in a PCB Markus Wille Schoeller Electronics Systems GmbH www.schoeller-electronics.com Abstract This paper describes various

More information

Electronic materials and components-semiconductor packages

Electronic materials and components-semiconductor packages Electronic materials and components-semiconductor packages Semiconductor back-end processes We will learn much more about semiconductor back end processes in subsequent modules, but you need to understand

More information

A new tool for next generation power semiconductors

A new tool for next generation power semiconductors A new tool for next generation power semiconductors Cassandra Melvin / SEMICON China / Mach 16, 2018 Technology for tomorrow's solutions Contents 1. HEV/EV market growth 2. Power module packaging 3. EmPower

More information

Manufacturing Processes (continued)

Manufacturing Processes (continued) Manufacturing (continued) Machining Some other processes Material compatibilities Process (shape) capabilities Manufacturing costs Correct pg 142, question 34i should read Fig 6.18 question 34j should

More information

Complete support to all your needs

Complete support to all your needs CNC Video Measuring Systems Ryf AG Bettlachstrasse 2 2540 Grenchen tel 032 654 21 00 fax 032 654 21 09 www.ryfag.ch Complete support to all your needs The perfect answer to all your measurement needs The

More information

Fan-Out Wafer Level Packaging Patent Landscape Analysis

Fan-Out Wafer Level Packaging Patent Landscape Analysis Fan-Out Wafer Level Packaging Patent Landscape Analysis Source: Infineon Source: TSMC Source: ASE November 2016 Source: Deca Technologies Source: STATS ChipPAC Source: Nepes KnowMade Patent & Technology

More information

Solidification Process(1) - Metal Casting Chapter 9,10

Solidification Process(1) - Metal Casting Chapter 9,10 Solidification Process(1) - Metal Casting Chapter 9,10 Seok-min Kim smkim@cau.ac.kr -1- Classification of solidification processes -2- Casting Process in which molten metal flows by gravity or other force

More information

Chapter 2 High Speed Machining

Chapter 2 High Speed Machining Chapter 2 High Speed Machining 1 WHAT IS HIGH SPEED MACHINING (HSM)??? Low Speed High Speed 2 Defined as the use of higher spindle speeds and axis feed rates to achieve high material removal rates without

More information

1. Initial Precautions 2. Technical Precautions and Suggestions 3. General Information and Cure Stages 4. Understanding and Controlling Cure Time

1. Initial Precautions 2. Technical Precautions and Suggestions 3. General Information and Cure Stages 4. Understanding and Controlling Cure Time How to apply Arctic Silver Premium Thermal Adhesive 1. Initial Precautions 2. Technical Precautions and Suggestions 3. General Information and Cure Stages 4. Understanding and Controlling Cure Time 5.

More information

SNT Package User's Guide

SNT Package User's Guide (Small outline Non-leaded Thin package) [Target Packages] SNT-4A SNT-6A SNT-6A (H) SNT-8A SNT Package User s Guide Introduction This manual describes the features, dimensions, mountability, reliability,

More information

SUSS MA/BA Gen4 Series COMPACT MASK ALIGNER PLATFORM FOR RESEARCH AND LOW-VOLUME PRODUCTION

SUSS MA/BA Gen4 Series COMPACT MASK ALIGNER PLATFORM FOR RESEARCH AND LOW-VOLUME PRODUCTION SEMI-AUTOMATED MASK ALIGNER SUSS MA/BA Gen4 Series COMPACT MASK ALIGNER PLATFORM FOR RESEARCH AND LOW-VOLUME PRODUCTION SEMI-AUTOMATED MASK ALIGNER SUSS MA/BA Gen4 Series SMART FULL-FIELD EXPOSURE TOOL

More information

Interconnection Challenge in Wire Bonding Ag alloy wire. Jensen Tsai / 蔡瀛洲, SPIL, Taiwan

Interconnection Challenge in Wire Bonding Ag alloy wire. Jensen Tsai / 蔡瀛洲, SPIL, Taiwan 1 Interconnection Challenge in Wire Bonding Ag alloy wire Jensen Tsai / 蔡瀛洲, SPIL, Taiwan 2 Content Ag Alloy Wire Type Market Ag Alloy Wire Benefits Workability and Reliability Performance IMC behavior

More information

Technology for the MEMS processing and testing environment. SUSS MicroTec AG Dr. Hans-Georg Kapitza

Technology for the MEMS processing and testing environment. SUSS MicroTec AG Dr. Hans-Georg Kapitza Technology for the MEMS processing and testing environment SUSS MicroTec AG Dr. Hans-Georg Kapitza 1 SUSS MicroTec Industrial Group Founded 1949 as Karl Süss KG GmbH&Co. in Garching/ Munich San Jose Waterbury

More information

Die Attach Adhesives for 3D Same-Sized Dies Stacked Packages

Die Attach Adhesives for 3D Same-Sized Dies Stacked Packages Die Attach Adhesives for 3D Same-Sized Dies Stacked Packages Toh CH, Mehta Gaurav, Tan Hua Hong and Ong Wilson PL United Test and Assembly Center (UTAC) 5 Serangoon North Ave 5, SINGAPORE 554916 ch_toh@sg.utacgroup.com

More information

Glenn G. Daves. Director, Packaging Solutions Development Freescale Semiconductor, Inc.

Glenn G. Daves. Director, Packaging Solutions Development Freescale Semiconductor, Inc. Glenn G. Daves Director, Packaging Solutions Development Freescale Semiconductor, Inc. Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, t he Energy Efficient Solutions

More information

EFFECTS OF USG CURRENT AND BONDING LOAD ON BONDING FORMATION IN QFN STACKED DIE PACKAGE. A. Jalar, S.A. Radzi and M.A.A. Hamid

EFFECTS OF USG CURRENT AND BONDING LOAD ON BONDING FORMATION IN QFN STACKED DIE PACKAGE. A. Jalar, S.A. Radzi and M.A.A. Hamid Solid State Science and Technology, Vol. 16, No 2 (2008) 65-71 EFFECTS OF USG CURRENT AND BONDING LOAD ON BONDING FORMATION IN QFN STACKED DIE PACKAGE A. Jalar, S.A. Radzi and M.A.A. Hamid School of Applied

More information

SESUB - Its Leadership In Embedded Die Packaging Technology

SESUB - Its Leadership In Embedded Die Packaging Technology SESUB - Its Leadership In Embedded Die Packaging Technology Sip Conference China 2018 TDK Corporation ECBC, PAF, SESUB BU Kofu, Japan October 17, 2018 Contents SESUB Introduction SESUB Process SESUB Quality

More information

All-SiC Modules Equipped with SiC Trench Gate MOSFETs

All-SiC Modules Equipped with SiC Trench Gate MOSFETs All-SiC Modules Equipped with SiC Trench Gate MOSFETs NAKAZAWA, Masayoshi * DAICHO, Norihiro * TSUJI, Takashi * A B S T R A C T There are increasing expectations placed on products that utilize SiC modules

More information

Advanced Packaging Equipment Solder Jetting & Laser Bonding

Advanced Packaging Equipment Solder Jetting & Laser Bonding Advanced Packaging Equipment Solder Jetting & Laser Bonding www.pactech.comw.pactech.com PacTech Packaging Technologies Pioneering in laser solder jetting technologies since 1995 Our mission is to reshape

More information

Application Note AN-1011

Application Note AN-1011 AN-1011 Board Mounting Application Note for 0.800mm Pitch Devices For part numbers IRF6100, IRF6100PBF, IR130CSP, IR130CSPPBF, IR140CSP, IR140CSPPBF, IR1H40CSP, IR1H40CSPPBF By Hazel Schofield and Philip

More information

ULTRON SYSTEMS. Dicing Tape. minitron. elektronik gmbh

ULTRON SYSTEMS. Dicing Tape. minitron. elektronik gmbh e ULTRON SYSTEMS Dicing Tape minitron elektronik gmbh Type Description Page Silikontrennmittelfreie Folien 1003R Blue Plastic Film (PVC), Silicone Release Agent-Free, High Strength, 135 µm thick, no backing

More information