N-channel Junction-less Vertical Slit Field-Effect Transistor (VeSFET): Fabrication-based Feasibility Assessment
|
|
- Philip Rice
- 5 years ago
- Views:
Transcription
1 2012 International Conference on Solid-State and Integrated Circuit (ICSIC 2012) IPCSIT vol. 32 (2012) (2012) IACSIT Press, Singapore N-channel Junction-less Vertical Slit Field-Effect Transistor (VeSFET): Fabrication-based Feasibility Assessment Zhixian Chen 1, Aashit Kamath 1, Navab Singh 1, Nansheng Shen 1, Xiang Li 1, Guo-Qiang Lo 1, Dim- Lee Kwong 1, Dominik Kasprowicz 2, Andrzej Pfitzner 2 and Wojciech Maly 3 1 Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore ( navab@ime.a-star.edu.sg) 2 Warsaw University of Technology, Poland 3 Carnegie Mellon University Abstract. The silicon implementation of junction-less Vertical Slit Field-Effect Transistor (VeSFET) fabricated on SOI wafer using conventional CMOS processes is presented. The twin poly-si gates on the side walls of the vertical slit are defined using damascene process making them self-aligned and free from lithography restrictions on tall features. The NMOS transistors fabricated on 42 nm wide and 117 nm tall slit showed excellent electrical characteristics: I ON = 20µA, I ON /I OFF ratio = 10 9, SS = 62mV/dec, DIBL = 13mV/V. The second gate could be used for providing better electrostatic control, threshold voltage tuning, or additional functionality. Keywords: Junction-less, independent gate, Vertical Slit Field-Effect Transistor (VeSFET) 1. Introduction Three-dimensional transistors, such as FinFET [1], tri-gate MOSFET [2], and gate-all-around (GAA) nanowire MOSFET [3, 4] have been researched extensively as solutions to short channel effects. Though promising from a scalability perspective, all these devices and their variants suffer from fabrication or reliability related issues. For example, the FinFET requires gate to be patterned across the fin and GAA nanowire MOSFET requires gate to be etched uniformly below the channel. Although some process challenges may be architecture specific, requirement of high depth of focus (DOF) is a common lithography issue with 3D devices, which is becoming more and more severe with advancement in lithography tools [5] higher resolution at the cost of DOF. Three-dimensional devices also require doping to be conformal, increasing the complexity of junction formation, which, in any case, becomes more challenging with every new technology node [6]. Junction-less devices have started to gain research focus to tackle junction related issues [7-9]. As junction-less devices operate in depletion-mode normally OFF due to depletion caused by gate work function and ON when depletion is removed by applying gate potential the devices proposed in the past required the use of ultra-thin silicon-on-insulator (SOI) wafers, which may suffer from silicon thickness control, high extension resistance and other process complexities. In this letter, we experimentally demonstrate a junction-less Vertical Slit Field-Effect Transistor (VeSFET), proposed by W. Maly, et al. [10-11], the schematic of which is shown in Fig. 1. It has its channel in the form of a vertical slit, with resistance modulated by two independent gates formed on the side walls to exhibit transistor action. Unlike conventional transistors, this device is free from doped-junctions, which generally cause speed degradation, unnecessary energy consumption, and increasingly difficult fabrication challenges with scaling. In addition, this device (a) is less expensive to fabricate due to lesser process steps, (b) has geometry that would reinforce maximum layout regularity, (c) can be fabricated with just circular patterns without requiring complex Optical Proximity Correction (OPC), (d) is 3D integration friendly due to
2 its vertical homogeneous nature such that access from both sides (top and bottom of the wafer) is possible, and (e) has no lithographic restrictions on effective channel widths, which is determined by the slit height. Furthermore, the independent second gate can be used for better electrostatic control, to tune the threshold voltage, or to get additional functionality [12]. Fig. 1: Schematic drawing of junction-less VeSFET, with circularly-designed source/drain and gates that can be printed without complex OPC. The contact plugs to source /drain and gate can be through the top silicon to make the device vertically homogeneous and thus allowing interconnects from both sides. In our first demonstration of an n-vesfet presented here, we find the device exhibits excellent transistor characteristics (I ON = 20µA, I ON /I OFF ratio = 10 9, subthreshold slope (SS) = 62mV/dec, DIBL = 13mV/V), which makes it suitable for future ultra-large scale integration. 2. Device Fabrication VeSFETs were fabricated on standard 8 boron-doped (10 15 cm -3 ) SOI wafers with 117nm top silicon layer and a 145nm buried oxide. The scanning electron microscope (SEM) images of critical steps are presented in Fig. 2. (e) (a) (b) (c) (d) Fig. 2: Tilted SEM images after (a) nitride hard mask etch and silicon slit etch, (b) poly-si gate CMP, (c) source/drain isolation etch and (d) metallization with four terminals. (e) Cross-sectional TEM image across a VeSFET device slit, showing the two independent gates on either side of the silicon slit. Wafers were first implanted with phosphorus and annealed to yield uniform doping concentration of 5x10 17 cm -3, the optimum concentration obtained through TCAD simulations for slit widths of 50nm; easily achieved using 200nm technology lithography tool. Silicon nitride was then deposited using low pressure chemical vapor deposition (LPCVD) process on a 3nm thermally grown pad oxide. Slits were patterned by deep ultraviolet lithography and etched into silicon nitride, which acted as a (1) hard mask for the actual
3 silicon slit etch, (2) stop layer for gate chemical mechanical polishing (CMP) and (3) ion implant blocking mask to stop dopants from entering into the channel during poly-gate implant. The underlying silicon was then dry-etched using nitride as hard mask. The SEM image after slit formation is shown in Fig. 2(a). To further reduce the slit width and to reduce the sidewall surface roughness of the slit, a layer of sacrificial oxide was thermally grown and subsequently removed by diluted HF wet etch. Gate oxide (4.5nm) was grown by dry oxidation, followed by deposition of LPCVD amorphous silicon as gate material. The deposited amorphous silicon on the top surface was removed by selective CMP until nitride hard mask was exposed to isolate the two gates as shown in Fig. 2(b). Gate was then implanted with BF 2 and activated, with the source/drain and channel slit protected by the nitride hard mask. Fig. 2(c) shows the formation of source and drain isolation by subsequent active area patterning and etching. A pre-metal dielectric oxide layer was deposited followed by contact hole etching and standard metallization processes. To ensure ohmic source/drain contacts, the source and drain contact holes were patterned separately from the gate contacts and heavily implanted with arsenic. In these VeSFET devices, channel was n implanted while poly-gate was p+ implanted to make the devices normally OFF by work function tuning. Fig. 2(d) shows the SEM image of a fully-fabricated 4-terminal VeSFET (2 gates, 1 source and 1 drain) device. Fig. 2(e) shows the cross-sectional TEM image across a VeSFET device, showing its slit region as well as the two independent gates. 3. Results and Discussion (a) (b) (c) (d) Fig. 3: (a) I d -V g and (b) I d -V d characteristics when both gates are swept together, showing no short-channel effects, (c) I d -V g characteristics when Gate 1 is swept while Gate 2 is biased (V ds =1.2V). The red dotted line represents the I d -V g curve when both gates are swept together. (d) Threshold voltage (V T ) and SS variation when Gate 2 is biased. V T extraction is through linear extrapolation method. The VeSFET devices were characterized by applying different fixed potentials on one gate while sweeping the other gate, and also by sweeping both gates together to yield the transfer characteristics. Shown in Figs. 3(a) and 3(b) are the I d -V g and I d -V d characteristics (both gates swept together), respectively, for an n-vesfet device with slit doping of 5x10 17 cm -3, slit width of 42nm, slit height of 117nm and gate oxide thickness of 4.5nm. Device shows near ideal turn ON with SS = 62mV/dec and DIBL = 13mV/V. I ON of 20µA at V g = 1.2V is obtained with OFF state leakage current as low as 10fA. These VeSFET devices, even
4 with nano-scale features (slit length ~ 100nm), do not exhibit velocity saturation effects as can be seen in the I d -V d curves (Fig. 3b) with near-perfect saturation and near-quadratic increase of drain current. This is due to enhanced gate electrostatic control at smaller slit widths and the additional arsenic source/drain implant through the contact hole which reduced the source/drain contact resistance [12]. Shown in Fig. 3(c) is the I d -V g characteristics with independent gate control exhibited. Gate 2 was biased in steps of 0.1V from -0.5V to 0.5V while Gate 1 was swept to yield each individual current transfer characteristic (blue solid lines). The red dotted line shows the transfer curve when both gates are swept together. The effects of biasing Gate 2 can be seen by the change in threshold voltage (V T ) and SS. This dependence of V T and SS on Gate 2 bias can be seen in Fig. 3(d) demonstrating tunability of device parameters through gate bias. V T can be modulated by biasing Gate 2, but with a trade-off with SS. Shorting both gates exhibits the highest saturation current and also yields the best SS of 62mV/dec because of the decrease in threshold voltage as well as the combined electrostatic contribution from both gates [13]. This can be seen in Figs. 3(c) and 3(d). 4. Conclusion An n-type junction-less Vertical Slit Field-Effect Transistor (VeSFET) fabricated on SOI wafer using conventional CMOS processes was presented. The fabrication process was easy having self-aligned gate, without requiring complex lithographic patterning on tall 3D features or precise junction formation. Excellent transistor characteristics with high I ON and I ON /I OFF ratio, near ideal SS and low DIBL were shown. Improvement in electrostatic control and tunability of threshold voltage were demonstrated using independent second gate. In addition, the VeSFET device architecture provides the capability to implement high density CMOS devices with high drive currents by simply increasing the device widths through slit height, with no area penalty unlike conventional planar transistors, making the device a suitable candidate for future ultra-large scale integration. 5. References [1] C.-Y. Chang, et al. A 25-nm gate-lenth FinFET transistor module for 32nm node. In: IEDM Tech. Dig. 2009, pp [2] S. Xin, L. Qiang, V. Moroz, H. Takeuchi, G. Gebara, J. Wetzel, S. Ikeda, C. Shin, T.J.K. Liu, Tri-Gate Bulk MOSFET Design for CMOS Scaling to the End of the Roadmap. IEEE Electron Device Lett. 2008, 29 (5): [3] N. Singh, F.Y. Lim, W.W. Fang, S.C. Rustagi, L.K. Bera, A. Agarwal, C.H. Tung, K.M. Hoe, S.R. Omanpuliyur, D. Tripathi, A.O. Adeyeye, G.Q. Lo, N. Balasubramanian, D.L. Kwong. Ultra-Narrow Silicon Nanowire Gate-All- Around CMOS Devices: Impact of Diameter, Channel-Orientation and Low Temperature Device Performance. In: IEDM Tech. Dig. 2006, pp [4] B. Yang, K.D. Buddharaju, S.H.G. Teo, N. Singh, G.Q. Lo, D.L Kwong. Vertical silicon-nanowire formation and gate-all-around MOSFET. IEEE Electron Device Lett. 2008, 29 (7): [5] T. Honda, M. Kawashima, Y. Sekine, K. Yamazoe, E. Sakamoto. Hyper-NA imaging in ArF immersion lithography. In: Microprocesses and Nanotechnology Conference. 2005, pp [6] S. Borkar. Design perspectives on 22nm CMOS and beyond. In: IEDM Tech. Dig. 2009, pp [7] J.P. Colinge, C.W. Lee, A. Afzalian, N.D. Akhavan, R. Yan, I. Ferain, P. Razavi, B. O neill, A. Blake, M. White, A.M. Kelleher, B. McCarthy, R. Murphy. Nanowire transistors without junctions. Nature Nanotechnology. 2010, 5: [8] A.M. Ionescu. Electronic Devices: Nanowire transistors made easy. Nature Nanotechnology. 2010, 5: [9] C.W. Lee, A. Borne, I. Ferain, A. Afzalian, R. Yan, N. D. Akhavan, P. Razavi, J.P. Colinge. High-Temperature Performance of Silicon Juntionless MOSFETs. IEEE Tran. Electron Devices. 2010, 57 (3): [10] Y.-W. Lin, M. Marek-Sadowska, W. Maly, A. Pfitzner, D. Kasprowicz. Is There Always Performance Overhead for Regular Fabric. In: IEEE ICCD. 2008, pp [11] W. Maly. Integrated Circuit Fabrication and Associated Methods, Devices and Systems. U.S. Non-Provisional
5 Patent Application Serial Number CMU Docket ; DMC Docket06-001PCTCMU. [12] M. Weis, R. Emling, D. S. Landsiedel. Circuit design with Independent Double Gate Transistors. In: Advances in radio Science. 2009, pp [13] J. Widiez, J. Lolivier, M. Vinet, T. Poiroux, B. Previtali, F. Daugé, M. Mouis, S. Deleonibus. Experimental Evaluation of Gate Architecture Influence on DG SOI MOSFETs Performance. IEEE Trans. Electron Devices. 2005, 52 (8):
Performance Analysis of Vertical Slit Field Effect Transistor
Performance Analysis of Vertical Slit Field Effect Transistor Tarun Chaudhary 1 Gargi Khanna 2 1,2 Electronics and Communication Engineering Department National Institute of Technology, Hamirpur, (HP),
More informationParameter Optimization Of GAA Nano Wire FET Using Taguchi Method
Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method S.P. Venu Madhava Rao E.V.L.N Rangacharyulu K.Lal Kishore Professor, SNIST Professor, PSMCET Registrar, JNTUH Abstract As the process technology
More informationFin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018
Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law
More informationVertical Nanowire Gate-All-Around p-type Tunneling Field-Effect Transistor With Si 0.8 Ge 0.2 /Si Heterojunction
2012 International Conference on Solid-State and Integrated Circuit (ICSIC 2012) IPCSIT vol. 32 (2012) (2012) IACSIT Press, Singapore Vertical Nanowire Gate-All-Around p-type Tunneling Field-Effect Transistor
More informationFinFET vs. FD-SOI Key Advantages & Disadvantages
FinFET vs. FD-SOI Key Advantages & Disadvantages Amiad Conley Technical Marketing Manager Process Diagnostics & Control, Applied Materials ChipEx-2014, Apr 2014 1 Moore s Law The number of transistors
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 11/6/2007 MOSFETs Lecture 6 BJTs- Lecture 1 Reading Assignment: Chapter 10 More Scalable Device Structures Vertical Scaling is important. For example,
More informationVertical Nanowall Array Covered Silicon Solar Cells
International Conference on Solid-State and Integrated Circuit (ICSIC ) IPCSIT vol. () () IACSIT Press, Singapore Vertical Nanowall Array Covered Silicon Solar Cells J. Wang, N. Singh, G. Q. Lo, and D.
More informationHfO 2 Based Resistive Switching Non-Volatile Memory (RRAM) and Its Potential for Embedded Applications
2012 International Conference on Solid-State and Integrated Circuit (ICSIC 2012) IPCSIT vol. 32 (2012) (2012) IACSIT Press, Singapore HfO 2 Based Resistive Switching Non-Volatile Memory (RRAM) and Its
More informationCharacterization of SOI MOSFETs by means of charge-pumping
Paper Characterization of SOI MOSFETs by means of charge-pumping Grzegorz Głuszko, Sławomir Szostak, Heinrich Gottlob, Max Lemme, and Lidia Łukasiak Abstract This paper presents the results of charge-pumping
More informationEFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON NQS DELAY, INTRINSIC GAIN AND NF IN JUNCTIONLESS FETS
EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON NQS DELAY, INTRINSIC GAIN AND NF IN JUNCTIONLESS FETS B. Lakshmi 1 and R. Srinivasan 2 1 School of Electronics Engineering, VIT University, Chennai,
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 11/01/2007 MOSFETs Lecture 5 Announcements HW7 set is due now HW8 is assigned, but will not be collected/graded. MOSFET Technology Scaling Technology
More informationSession 3: Solid State Devices. Silicon on Insulator
Session 3: Solid State Devices Silicon on Insulator 1 Outline A B C D E F G H I J 2 Outline Ref: Taurand Ning 3 SOI Technology SOl materials: SIMOX, BESOl, and Smart Cut SIMOX : Synthesis by IMplanted
More informationBody-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches
University of Pennsylvania From the SelectedWorks of Nipun Sinha 29 Body-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches Nipun Sinha, University of Pennsylvania Timothy S.
More informationFinFET Devices and Technologies
FinFET Devices and Technologies Jack C. Lee The University of Texas at Austin NCCAVS PAG Seminar 9/25/14 Material Opportunities for Semiconductors 1 Why FinFETs? Planar MOSFETs cannot scale beyond 22nm
More informationA novel GAAC FinFET transistor: device analysis, 3D TCAD simulation, and fabrication
Vol.30, No.1 Journal of Semiconductors January 2009 A novel GAAC FinFET transistor: device analysis, 3D TCAD simulation, and fabrication Xiao Deyuan( 肖德元 ) 1,2,, Wang Xi( 王曦 ) 1, Yuan Haijiang( 袁海江 ) 3,
More informationCMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs
CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs 1 CMOS Digital Integrated Circuits 3 rd Edition Categories of Materials Materials can be categorized into three main groups regarding their
More informationPerformance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets (DP)
Science in China Series E: Technological Sciences 2009 SCIENCE IN CHINA PRESS www.scichina.com tech.scichina.com Performance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets
More informationFinFET-based Design for Robust Nanoscale SRAM
FinFET-based Design for Robust Nanoscale SRAM Prof. Tsu-Jae King Liu Dept. of Electrical Engineering and Computer Sciences University of California at Berkeley Acknowledgements Prof. Bora Nikoli Zheng
More information45nm Bulk CMOS Within-Die Variations. Courtesy of C. Spanos (UC Berkeley) Lecture 11. Process-induced Variability I: Random
45nm Bulk CMOS Within-Die Variations. Courtesy of C. Spanos (UC Berkeley) Lecture 11 Process-induced Variability I: Random Random Variability Sources and Characterization Comparisons of Different MOSFET
More informationECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices
ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor
More informationADVANCED MATERIALS AND PROCESSES FOR NANOMETER-SCALE FINFETS
ADVANCED MATERIALS AND PROCESSES FOR NANOMETER-SCALE FINFETS Tsu-Jae King, Yang-Kyu Choi, Pushkar Ranade^ and Leland Chang Electrical Engineering and Computer Sciences Dept., ^Materials Science and Engineering
More informationChannel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation
Australian Journal of Basic and Applied Sciences, 2(3): 406-411, 2008 ISSN 1991-8178 Channel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation 1 2 3 R. Muanghlua, N. Vittayakorn and A.
More informationAdvanced Digital Integrated Circuits. Lecture 2: Scaling Trends. Announcements. No office hour next Monday. Extra office hour Tuesday 2-3pm
EE241 - Spring 20 Advanced Digital Integrated Circuits Lecture 2: Scaling Trends and Features of Modern Technologies Announcements No office hour next Monday Extra office hour Tuesday 2-3pm 2 1 Outline
More informationAlternatives to standard MOSFETs. What problems are we really trying to solve?
Alternatives to standard MOSFETs A number of alternative FET schemes have been proposed, with an eye toward scaling up to the 10 nm node. Modifications to the standard MOSFET include: Silicon-in-insulator
More informationDG-FINFET LOGIC DESIGN USING 32NM TECHNOLOGY
International Journal of Knowledge Management & e-learning Volume 3 Number 1 January-June 2011 pp. 1-5 DG-FINFET LOGIC DESIGN USING 32NM TECHNOLOGY K. Nagarjuna Reddy 1, K. V. Ramanaiah 2 & K. Sudheer
More informationSUPPLEMENTARY INFORMATION
SUPPLEMENTARY INFORMATION doi:10.1038/nature11293 1. Formation of (111)B polar surface on Si(111) for selective-area growth of InGaAs nanowires on Si. Conventional III-V nanowires (NWs) tend to grow in
More informationDUAL MATERIAL PILE GATE APPROACH FOR LOW LEAKAGE FINFET. Sanjay S. Chopade 1*, Dinesh V. Padole 1
International Journal of Technology (2017) 1: 168-176 ISSN 2086-9614 IJTech 2017 DUAL MATERIAL PILE GATE APPROACH FOR LOW LEAKAGE FINFET Sanjay S. Chopade 1*, Dinesh V. Padole 1 1 Department of Electronics
More information3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)
3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) Pei W. Ding, Kristel Fobelets Department of Electrical Engineering, Imperial College London, U.K. J. E. Velazquez-Perez
More informationEE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02
EE 5611 Introduction to Microelectronic Technologies Fall 2014 Thursday, September 04, 2014 Lecture 02 1 Lecture Outline Review on semiconductor materials Review on microelectronic devices Example of microelectronic
More informationTransistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.
Unit 1 Basic MOS Technology Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Levels of Integration:- i) SSI:-
More informationA new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications
A new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications Radhakrishnan Sithanandam and M. Jagadesh Kumar, Senior Member, IEEE Department of Electrical Engineering Indian Institute
More informationSemiconductor TCAD Tools
Device Design Consideration for Nanoscale MOSFET Using Semiconductor TCAD Tools Teoh Chin Hong and Razali Ismail Department of Microelectronics and Computer Engineering, Universiti Teknologi Malaysia,
More informationLecture 8. Thin-Body MOSFET s Process II. Source/Drain Technologies Threshold Voltage Engineering
Atom Probe Tomography for Dopants in FinFETs Lecture 8 A.K. Kambham (imec), VLSI-T 2012 Thin-Body MOSFET s Process II Source/Drain Technologies Threshold Voltage Engineering Reading: multiple research
More informationHigh-Performance Si Nanowire FET with a Semi Gate-Around Structure Suitable for Integration
High-Performance Si Nanowire FET with a Semi Gate-Around Structure Suitable for Integration Soshi Sato 1, Hideyuki Kamimura 1, Hideaki Arai 1, Kuniyuki Kakushima 2, Parhat Ahmet 1, Kenji Ohmori 3, Keisaku
More informationAnalytical Model for Surface Potential and Inversion Charge of Dual Material Double Gate Son MOSFET
International Journal of Engineering and Technical Research (IJETR) Analytical Model for Surface Potential and Inversion Charge of Dual Material Double Gate Son MOSFET Gaurabh Yadav, Mr. Vaibhav Purwar
More informationPerformance Analysis of 20 nm Pentagonal and Trapezoidal NanoWire Transistor with Si and Ge Channel
Performance Analysis of 20 nm Pentagonal and Trapezoidal NanoWire Transistor with Si and Ge Channel SANDEEP SINGH GILL 1, JAIDEV KAUSHIK 2, NAVNEET KAUR 3 Department of Electronics and Communication Engineering
More informationAdvanced PDK and Technologies accessible through ASCENT
Advanced PDK and Technologies accessible through ASCENT MOS-AK Dresden, Sept. 3, 2018 L. Perniola*, O. Rozeau*, O. Faynot*, T. Poiroux*, P. Roseingrave^ olivier.faynot@cea.fr *Cea-Leti, Grenoble France;
More informationDESIGN OF 20 nm FinFET STRUCTURE WITH ROUND FIN CORNERS USING SIDE SURFACE SLOPE VARIATION
Journal of Electron Devices, Vol. 18, 2013, pp. 1537-1542 JED [ISSN: 1682-3427 ] DESIGN OF 20 nm FinFET STRUCTURE WITH ROUND FIN CORNERS USING SIDE SURFACE SLOPE VARIATION Suman Lata Tripathi and R. A.
More informationAtomic-layer deposition of ultrathin gate dielectrics and Si new functional devices
Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Anri Nakajima Research Center for Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama, Higashi-Hiroshima,
More informationRecord I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs
Record I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs Sanghoon Lee 1*, V. Chobpattana 2,C.-Y. Huang 1, B. J. Thibeault 1, W. Mitchell 1, S. Stemmer
More informationDesign Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness
MIT International Journal of Electronics and Communication Engineering, Vol. 4, No. 2, August 2014, pp. 81 85 81 Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness Alpana
More informationDesign and Analysis of Double Gate MOSFET Devices using High-k Dielectric
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 53-60 International Research Publication House http://www.irphouse.com Design and Analysis of Double Gate
More informationDesign & Performance Analysis of DG-MOSFET for Reduction of Short Channel Effect over Bulk MOSFET at 20nm
RESEARCH ARTICLE OPEN ACCESS Design & Performance Analysis of DG- for Reduction of Short Channel Effect over Bulk at 20nm Ankita Wagadre*, Shashank Mane** *(Research scholar, Department of Electronics
More informationPerformance Evaluation of MISISFET- TCAD Simulation
Performance Evaluation of MISISFET- TCAD Simulation Tarun Chaudhary Gargi Khanna Rajeevan Chandel ABSTRACT A novel device n-misisfet with a dielectric stack instead of the single insulator of n-mosfet
More informationScaling of InGaAs MOSFETs into deep-submicron regime (invited)
Scaling of InGaAs MOSFETs into deep-submicron regime (invited) Y.Q. Wu, J.J. Gu, and P.D. Ye * School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47906 * Tel: 765-494-7611,
More informationDrain. Drain. [Intel: bulk-si MOSFETs]
1 Introduction For more than 40 years, the evolution and growth of very-large-scale integration (VLSI) silicon-based integrated circuits (ICs) have followed from the continual shrinking, or scaling, of
More informationTopic 3. CMOS Fabrication Process
Topic 3 CMOS Fabrication Process Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Lecture 3-1 Layout of a Inverter
More informationWu Lu Department of Electrical and Computer Engineering and Microelectronics Laboratory, University of Illinois, Urbana, Illinois 61801
Comparative study of self-aligned and nonself-aligned SiGe p-metal oxide semiconductor modulation-doped field effect transistors with nanometer gate lengths Wu Lu Department of Electrical and Computer
More informationFinal Exam Topics. IC Technology Advancement. Microelectronics Technology in the 21 st Century. Intel s 90 nm CMOS Technology. 14 nm CMOS Transistors
ANNOUNCEMENTS Final Exam: When: Wednesday 12/10 12:30-3:30PM Where: 10 Evans (last names beginning A-R) 60 Evans (last names beginning S-Z) Comprehensive coverage of course material Closed book; 3 sheets
More informationPROCESS AND DEVICE SIMULATION OF 80NM CMOS INVERTER USING SENTAURUS SYNOPSYS TCAD
052 PROCESS AND DEVICE SIMULATION OF 80NM CMOS INVERTER USING SENTAURUS SYNOPSYS TCAD Muhammad Suhaimi Sulong, Asyiatul Asyikin Jamry, Siti Maryaton Shuadah Shuib, Rahmat Sanudin, Marlia Morsin, Mohd Zainizan
More informationIn this lecture we will begin a new topic namely the Metal-Oxide-Semiconductor Field Effect Transistor.
Solid State Devices Dr. S. Karmalkar Department of Electronics and Communication Engineering Indian Institute of Technology, Madras Lecture - 38 MOS Field Effect Transistor In this lecture we will begin
More information2014, IJARCSSE All Rights Reserved Page 1352
Volume 4, Issue 3, March 2014 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Double Gate N-MOSFET
More information3D SOI elements for System-on-Chip applications
Advanced Materials Research Online: 2011-07-04 ISSN: 1662-8985, Vol. 276, pp 137-144 doi:10.4028/www.scientific.net/amr.276.137 2011 Trans Tech Publications, Switzerland 3D SOI elements for System-on-Chip
More informationLayout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o.
Layout of a Inverter Topic 3 CMOS Fabrication Process V DD Q p Peter Cheung Department of Electrical & Electronic Engineering Imperial College London v i v o Q n URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk
More informationPhotolithography I ( Part 1 )
1 Photolithography I ( Part 1 ) Chapter 13 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Bjørn-Ove Fimland, Department of Electronics and Telecommunication, Norwegian University of Science
More informationFuture MOSFET Devices using high-k (TiO 2 ) dielectric
Future MOSFET Devices using high-k (TiO 2 ) dielectric Prerna Guru Jambheshwar University, G.J.U.S. & T., Hisar, Haryana, India, prernaa.29@gmail.com Abstract: In this paper, an 80nm NMOS with high-k (TiO
More informationThe Design and Realization of Basic nmos Digital Devices
Proceedings of The National Conference On Undergraduate Research (NCUR) 2004 Indiana University Purdue University Indianapolis, Indiana April 15-17, 2004 The Design and Realization of Basic nmos Digital
More informationINTRODUCTION TO MOS TECHNOLOGY
INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor
More informationInGaAs MOSFETs for CMOS:
InGaAs MOSFETs for CMOS: Recent Advances in Process Technology J. A. del Alamo, D. Antoniadis, A. Guo, D.-H. Kim 1, T.-W. Kim 2, J. Lin, W. Lu, A. Vardi and X. Zhao Microsystems Technology Laboratories,
More informationDURING the past decade, CMOS technology has seen
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 9, SEPTEMBER 2004 1463 Investigation of the Novel Attributes of a Fully Depleted Dual-Material Gate SOI MOSFET Anurag Chaudhry and M. Jagadesh Kumar,
More informationLecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 33-1 Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007 Contents: 1. MOSFET scaling
More informationGallium nitride (GaN)
80 Technology focus: GaN power electronics Vertical, CMOS and dual-gate approaches to gallium nitride power electronics US research company HRL Laboratories has published a number of papers concerning
More informationEnabling Breakthroughs In Technology
Enabling Breakthroughs In Technology Mike Mayberry Director of Components Research VP, Technology and Manufacturing Group Intel Corporation June 2011 Defined To be defined Enabling a Steady Technology
More informationDrive performance of an asymmetric MOSFET structure: the peak device
MEJ 499 Microelectronics Journal Microelectronics Journal 30 (1999) 229 233 Drive performance of an asymmetric MOSFET structure: the peak device M. Stockinger a, *, A. Wild b, S. Selberherr c a Institute
More informationCHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE
49 CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE 3.1 INTRODUCTION A qualitative notion of threshold voltage V th is the gate-source voltage at which an inversion channel forms, which
More informationNAME: Last First Signature
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT
More informationChapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics
Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1 Topics What is semiconductor Basic semiconductor devices Basics of IC processing CMOS technologies 2006/9/27 2 1 What is Semiconductor
More informationPower MOSFET Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Power MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Evolution of low-voltage (
More informationNovel 14-nm Scallop-Shaped FinFETs (S-FinFETs) on Bulk-Si Substrate
Xu et al. Nanoscale Research Letters (2015) 10:249 DOI 10.1186/s11671-015-0958-4 NANO EXPRESS Open Access Novel 14-nm Scallop-Shaped FinFETs (S-FinFETs) on Bulk-Si Substrate Weijia Xu, Huaxiang Yin *,
More informationInternational Journal of Scientific & Engineering Research, Volume 6, Issue 2, February-2015 ISSN
Performance Evaluation and Comparison of Ultra-thin Bulk (UTB), Partially Depleted and Fully Depleted SOI MOSFET using Silvaco TCAD Tool Seema Verma1, Pooja Srivastava2, Juhi Dave3, Mukta Jain4, Priya
More informationSemiconductor Devices
Semiconductor Devices - 2014 Lecture Course Part of SS Module PY4P03 Dr. P. Stamenov School of Physics and CRANN, Trinity College, Dublin 2, Ireland Hilary Term, TCD 3 th of Feb 14 MOSFET Unmodified Channel
More informationSCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET)
SCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET) Zul Atfyi Fauzan M. N., Ismail Saad and Razali Ismail Faculty of Electrical Engineering, Universiti
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing 1 Objectives Identify at least two semiconductor materials from the periodic table of elements List n-type and p-type dopants Describe a diode and
More informationMOSFET & IC Basics - GATE Problems (Part - I)
MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]
More informationA new Vertical JFET Technology for Harsh Radiation Applications
A New Vertical JFET Technology for Harsh Radiation Applications ISPS 2016 1 A new Vertical JFET Technology for Harsh Radiation Applications A Rad-Hard switch for the ATLAS Inner Tracker P. Fernández-Martínez,
More information64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array
64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array 69 64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array Roland Jäger and Christian Jung We have designed and fabricated
More informationECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:
ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: Metal-Semiconductor Junctions MOSFET Basic Operation MOS Capacitor Things you should know when you leave Key Questions What is the
More informationVertical InAs/GaAsSb/GaSb tunneling field-effect transistor on Si with S = 48 mv/decade and Ion = 10 A/m for Ioff = 1 na/m at VDS = 0.
Vertical InAs/GaAsSb/GaSb tunneling field-effect transistor on Si with S = 48 mv/decade and Ion = 10 A/m for Ioff = 1 na/m at VDS = 0.3 V Memisevic, E.; Svensson, Johannes; Hellenbrand, Markus; Lind, Erik;
More informationSemiconductor Physics and Devices
Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because
More informationNotes. (Subject Code: 7EC5)
COMPUCOM INSTITUTE OF TECHNOLOGY & MANAGEMENT, JAIPUR (DEPARTMENT OF ELECTRONICS & COMMUNICATION) Notes VLSI DESIGN NOTES (Subject Code: 7EC5) Prepared By: MANVENDRA SINGH Class: B. Tech. IV Year, VII
More informationHigh-Ohmic Resistors using Nanometer-Thin Pure-Boron Chemical-Vapour-Deposited Layers
High-Ohmic Resistors using Nanometer-Thin Pure-Boron Chemical-Vapour-Deposited Layers Negin Golshani, Vahid Mohammadi, Siva Ramesh, Lis K. Nanver Delft University of Technology The Netherlands ESSDERC
More informationIII-V CMOS: Quo Vadis?
III-V CMOS: Quo Vadis? J. A. del Alamo, X. Cai, W. Lu, A. Vardi, and X. Zhao Microsystems Technology Laboratories Massachusetts Institute of Technology Compound Semiconductor Week 2018 Cambridge, MA, May
More informationA Novel Technique for Suppression of Corner Effect in Square Gate All Around Mosfet
Electrical and Electronic Engineering 01, (5): 336-341 DOI: 10.593/j.eee.01005.14 A Novel Technique for Suppression of Corner Effect in Square Gate All Around Mosfet Santanu Sharma *, Kabita Chaudhury
More informationEffect of Channel Doping Concentration on the Impact ionization of n- Channel Fully Depleted SOI MOSFET
International Journal of Engineering Works Kambohwell Publisher Enterprises Vol. 2, Issue 2, PP. 18-22, Feb. 2015 www.kwpublisher.com Effect of Channel Doping Concentration on the Impact ionization of
More informationn-channel LDMOS WITH STI FOR BREAKDOWN VOLTAGE ENHANCEMENT AND IMPROVED R ON
n-channel LDMOS WITH STI FOR BREAKDOWN VOLTAGE ENHANCEMENT AND IMPROVED R ON 1 SUNITHA HD, 2 KESHAVENI N 1 Asstt Prof., Department of Electronics Engineering, EPCET, Bangalore 2 Prof., Department of Electronics
More informationSubstrate Bias Effects on Drain Induced Barrier Lowering (DIBL) in Short Channel NMOS FETs
Australian Journal of Basic and Applied Sciences, 3(3): 1640-1644, 2009 ISSN 1991-8178 Substrate Bias Effects on Drain Induced Barrier Lowering (DIBL) in Short Channel NMOS FETs 1 1 1 1 2 A. Ruangphanit,
More informationThis document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore.
This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore. Title Author(s) Citation Demonstration of Schottky barrier NMOS transistors with erbium silicided source/drain
More informationLecture 020 ECE4430 Review II (1/5/04) Page 020-1
Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 LECTURE 020 ECE 4430 REVIEW II (READING: GHLM - Chap. 2) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught
More informationLecture 020 ECE4430 Review II (1/5/04) Page 020-1
Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 LECTURE 020 ECE 4430 REVIEW II (READING: GHLM - Chap. 2) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught
More informationA Review paper: A Comprehensive study of Junctionless transistor
A Review paper: A Comprehensive study of Junctionless transistor Twinkal Solankia #1, Nilesh Parmar #2 1 M.Tech. Student, EC Department, L.D.College of Engineering, Ahmedabad, Gujarat, India 2 M.Tech.
More informationANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET
ANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET Shailly Garg 1, Prashant Mani Yadav 2 1 Student, SRM University 2 Assistant Professor, Department of Electronics and Communication,
More informationImproving CMOS Speed and Switching Energy with Vacuum-Gap Structures
Improving CMOS Speed and Switching Energy with Vacuum-Gap Structures Chenming Hu and Je Min Park Univ. of California, Berkeley -1- Outline Introduction Background and Motivation MOSFETs with Vacuum-Spacer
More informationWafer-scale 3D integration of silicon-on-insulator RF amplifiers
Wafer-scale integration of silicon-on-insulator RF amplifiers The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationModeling & Analysis of Surface Potential and Threshold Voltage for Narrow channel 3D FDSOI MOSFET
Modeling & Analysis of Surface Potential and Threshold Voltage for Narrow channel 3D... 273 IJCTA, 9(22), 2016, pp. 273-278 International Science Press Modeling & Analysis of Surface Potential and Threshold
More informationCopyright 2009 Year IEEE. Reprinted from 2009 IEEE ELECTRON DEVICE LETTERS. Such permission of the IEEE does not in any way imply IEEE endorsement of
Copyright 2009 Year IEEE. Reprinted from 2009 IEEE ELECTRON DEVICE LETTERS. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute of Microelectronics products or services.
More informationLecture 27 ANNOUNCEMENTS. Regular office hours will end on Monday 12/10 Special office hours will be posted on the EE105 website
Lecture 27 ANNOUNCEMENTS Regular office hours will end on Monday 12/10 Special office hours will be posted on the EE105 website Final Exam Review Session: Friday 12/14, 3PM, HP Auditorium Video will be
More informationIMPROVED CURRENT MIRROR OUTPUT PERFORMANCE BY USING GRADED-CHANNEL SOI NMOSFETS
IMPROVED CURRENT MIRROR OUTPUT PERFORMANCE BY USING GRADED-CHANNEL SOI NMOSFETS Marcelo Antonio Pavanello *, João Antonio Martino and Denis Flandre 1 Laboratório de Sistemas Integráveis Escola Politécnica
More informationSemiconductor Manufacturing and Inspection Technologies for the 0.1 µm Process Generation
Hitachi Review Vol. 49 (2000), No. 4 199 Semiconductor Manufacturing and Inspection Technologies for the 0.1 µm Process Generation Takafumi Tokunaga Katsutaka Kimura Jun Nakazato Masaki Nagao, D. Eng.
More informationNewer process technology (since 1999) includes :
Newer process technology (since 1999) includes : copper metalization hi-k dielectrics for gate insulators si on insulator strained silicon lo-k dielectrics for interconnects Immersion lithography for masks
More informationSAMPLE SLIDES & COURSE OUTLINE. Core Competency In Semiconductor Technology: 2. FABRICATION. Dr. Theodore (Ted) Dellin
& Digging Deeper Devices, Fabrication & Reliability For More Info:.com or email Dellin@ieee.org SAMPLE SLIDES & COURSE OUTLINE In : 2. A Easy, Effective, of How Devices Are.. Recommended for everyone who
More information