A new Vertical JFET Technology for Harsh Radiation Applications

Size: px
Start display at page:

Download "A new Vertical JFET Technology for Harsh Radiation Applications"

Transcription

1 A New Vertical JFET Technology for Harsh Radiation Applications ISPS A new Vertical JFET Technology for Harsh Radiation Applications A Rad-Hard switch for the ATLAS Inner Tracker P. Fernández-Martínez, D. Flores, S. Hidalgo, D. Quirion, M. Ullán IMB-CNM (CSIC), Spain

2 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Outline 1. Introduction: V-JFET 2. Motivation and basic Structure 3. Device Layout and Process Technology 4. Electrical Performance 5. First Radiation Hardness Results 6. Conclusions

3 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Motivation: Powering Scheme in the ITk ATLAS CERN Upgrade for High Luminosity Higher performance, Higher compactness, Higher radiation hardness Switch Goal: To switch-off a malfunctioning sensor when it demands too much current to the power supply Powering scheme for the strips detectors of the Inner Tracker (the HV-MUX system) requires radiation-hard switches V detector bias Forward current: > 5 ma Reverse current: < 1 ma (after irradiation) Maximum radiation levels: Fluence: MeV equivalent neutrons/cm 2 Total Ionizing Dose: 50 Mrad(Si) Targeted production of 20k devices Gate Large Current Increase Switchoff Source Drain

4 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Controlled Switch Candidates Silicon Insulated Gate Transistors (MOSFET, IGBT): Gate oxide degradation by ionization damage prevents their use. Thyristors: Difficult turn-off and complex control circuitry. Not feasible for the application. JFET: Optimal candidate, but: N-type substrates too sensitive to radiation displacement damage (undergo type inversion under high fluences). P-type JFET: lack of commercially available devices. SiC Commercial JFETs have been tested: Most of them fail. The only surviving device is no longer sold. GaN Commercial HEMTs have been tested: Good performance of one candidate, but: Normally-Off device: need for continuous control voltage. Technology not mature; long term radiation damage in GaN still to be fully understood.

5 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Silicon Custom V-JFET Main Features Bulk device: Very hard against radiation ionizing damage Reduced power density (long-term reliability) High resistivity p-type substrate: Hard against radiation displacement damage (p-type) High blocking voltage; low switch-off voltage (High resistivity) Poor on-state conduction (p-type and High resistivity) To reach the target current: parallel cell design Deep Trench technology: Deep trench (80 µm range) needed to achieve the target V OFF (1-3 V) Increased current density Final device area meet the reserved space in the HV-MUX board Layout made with independent cylindrical cells: Deep trench filling prevents the use of honeycomb designs Guard ring edge termination

6 A New Vertical JFET Technology for Harsh Radiation Applications ISPS V-JFET: Features Custom Silicon Vertical JFET based on the 3D-trench technology set-up at CNM- Barcelona for 3D detectors. Cellular design Each cell includes a conduction channel, surrounded by a deep trench (circular layout), which constitutes de gate electrode. The channel current is modulated by the depletion region extended from the gate-substrate reversebiased junction Features: - Depletion mode device (Normally-On) - 3D Device with Vertical Conduction High voltage capabilities Rad-hard against ionization Low switching-off voltage - P-type Rad-hard against displacement (at least, damage mechanisms are known) - Cellular design Adaptable Current capability - Custom made Optimization for the requirements Figures of merit in terms of several geometric parameters evaluated for an optimum design (2D TCAD simulation)

7 A New Vertical JFET Technology for Harsh Radiation Applications ISPS V-JFET cell: How it works? Source Oxide ON-State (V GS = 0) OFF-State (V GS > V OFF ) 80 µm Polysilicon Gate Channel Region (Inside) Output Transfer Drift Region Drain

8 A New Vertical JFET Technology for Harsh Radiation Applications ISPS First V-JFET Prototypes Optimization: substrate doping? Trench depth = 80 µm Substrate Thickness = 300 µm 2r=35 µm Substrate Resistivity: Ω cm (Boron doping: 3e13 8e13 cm -3 ) Values on Target 2r=23 µm Nominal substrate doping spans in a wide range!

9 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Cell Core Inter-level Oxide (TEOS) Device Structure Metal Electrode (Source) _ Non-doped polysilicon P+ Electrode (Source) N-Type Diff. Doped polysilicon (N-type) Diffusion (N-type) from the Doped polysilicon Cell Core Region 2r S/2 Inter-cell Region

10 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Device Layout 7 photolithographic levels Gate Electrode Guard Rings Ch. Stopper Source Electrodes Gate Runners

11 Technology Design A New Vertical JFET Technology for Harsh Radiation Applications ISPS Design of Experiments Device Design (parameter values) 7 Designs with different 2r and/or S (6x6 mm 2 ) (green) S\2r X X XX 7 X X 2 Additional designs with 8.9x6 mm 2 (blue) P-Spray Strategy Dose [cm -2 ] w/o P-Spray - S With P-Spray With P-Pray 1e12 5e12 2r Substrate Doping High-Resistivity ( Ω cm) Lower V OFF Low-Resistivity ( Ω cm) Lower V Drop

12 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Process Technology D = 80 µm 2r = 35 µm S = 10 µm

13 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Process Technology Trenches are sealed Inter-level Oxide P-type Diffusion (Source) N-type diffusion from Poly 1 Poly 1 Poly 2

14 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Process Technology Inter-level Oxide N-type Diff. Doped (N + ) Polysilicon Non-Doped Polysilicon P-type Source 80 µm 300 µm

15 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Electrical Performance Output Characteristic 2r = 23 µm; S = 10 µm Transfer Characteristic Narrow channel devices: High enough current Low enough V OFF Close to target device Good agreement with simulations Confirms simulation results Good starting point for fine optimization I DSS (I DS =-50V) V drop (V DS =5mA) V OFF (V I DS =10 µa) I OFF (I GS =10V) Measured ma V V µa Sim (6e13) 11 ma 0.68 V 1.85 V 0.5 µa Sim (7e13) 17 ma 0.50 V 2.25 V 0.5 µa

16 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Electrical Performance Gate current Voltage capability Most devices show Gate current < 1 µa Some devices show high Gate current Other devices show I G increase when biased in the off-state Interlevel oxide pin-holes may totally or partially short Source and Gate Metals Breakdown voltage < 300 V Edge termination (4 floating guard rings) is not optimized for the used substrate doping Edge termination is tricky: Gate voltage at the device periphery and maximum electric field 80 µm deep into the substrate

17 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Performance at low Temperature Output Transfer Operating temperature (External cooling): -30 ºC Blocking

18 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Radiation Hardness Ionizing damage has been tested Gamma irradiations up to 50 Mrad(Si) I ON is reduced as a consequence of Ionizing damage (Dependence with Dose) Devices are still fully operative (meeting the specifications) under 50 Mrad(Si)

19 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Conclusions ATLAS upgrade ITk requires rad-hard switches for the new powering scheme CNM proposes a custom silicon Vertical JFET Based on the 3D-trenched technology First V-JFET devices already fabricated Technology developed in one year! First measurements are already within specs (pre-irradiation) Results in very good agreement with simulations Blocking performance is an issue Full characterization program started Full on-wafer characterization Additional measurements (IR Thermography, etc ) Present and Future work Technological characterization (test structures) Radiation hardness study (Neutron irradiations, etc.) Fine optimization (new batches, design revisiting ) Other CERN experiments have shown interest on the V-JFET switch

20 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Thank you!

21 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Back up To be used just in case of tenacious questioners

22 9.0mm A New Vertical JFET Technology for Harsh Radiation Applications ISPS ABC130 Power Board with HV Switch Provides low voltage for both hybrids and optional HV for sensor Designed to locate on sensor surface within a tightly constrained geometry Geometry set by available real-estate between hybrids and tooling requirements for stave module mounting Device packaging is biggest driver of board size (plus maintaining 500V clearances...) Board made up of two blocks, controlled by addressable 1-wire dual switch DCDC power board, based on CERN radiation tolerant Buck regulator FEAST2 HV switch, designed around two stacked EPC2025 GaN FETs (rated to 300V V DS ) 600V total Board separation provides independent development paths of circuits before their integration into a single unit HV Switch FEAST2 5x5mm EPC2025 FET 2x2mm HV Switch locates here DCDC V out adjust for TM Hybrids 68.0m m 2

23 9.0mm A New Vertical JFET Technology for Harsh Radiation Applications ISPS ABC130 Power Board Integration on electrical module Single integrated board shown below with circuit function blocks highlighted Sensor Filter HV Switch 1-wire Control DCDC Power Block 13.5m m 20.0m m 6.5mm 28.0m m ABC130 Module with Power Board 3

24 A New Vertical JFET Technology for Harsh Radiation Applications ISPS

25 A New Vertical JFET Technology for Harsh Radiation Applications ISPS

26 A New Vertical JFET Technology for Harsh Radiation Applications ISPS HV Si, SiC and GaN based devices are being investigated FAILED FAILED FAILED FAILED FAILED PASS N.A. FAILED FAILED FAILED FAILED FAILED T.B.T. PASS need conf. 6

27 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Requirements 2D Section for JFET (without P-column) Shallower trenches V BR > 500 V (target ~1000 V) I ON ~ 5-10 ma R ON << 1-10 kω (target ~ 100 Ω) I leak < 200 µa (target ~ 10 µa) R OFF ~ 100 MΩ V P ~ 5 V (target) V drop ~ few Volts (target ~ 3V) Area ~ 25 mm 2 (target) Rad-hard (Φ ~ n eq /cm 2 ; Dose ~ 50 Mrad) Temp. Oper. = -30 ºC Possible self-heating Oper. In Magnetic Fields

28 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Figures of Merit and Variables Figures of Merit: - Pinch-off voltage, V p The lowest possible - On-Resistance, R ON The lowest possible - Active area, A (dep. with R ON ) The lowest possible - Breakdown voltage, V BR (G-D) The highest possible - Gate-Source Breakdown Voltage is not a limiting figure of merit in normal operation, provided it is always higher than the Gate voltage (The highest possible) Design Optimization Variables: 3 basic variables: - Inter-trench Distance: 2r - Trench Depth: D - Substrate Doping Concentration: N A Trench Width (W) is not considered a basic parameter for the simulations, since it has a secondary influence on the electric performance (Though, it is an important technological parameter) Wafer thickness (t) is initially fixed (300 µm), although it can be modulated for the final device. N + P - P + P +

29 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Technological Process 1. Starting material: 300 µm-thick wafer of high resistivity p-type silicon. Silicon dioxide is thermally grown to passivate the silicon surface. 2. Oxide is patterned, implanted with N- type dopants and then annealed to form the device termination (N-diff). A protective silicon dioxide layer is grown on top of the doped regions. 3. Trenches are etched by deep reactive ion etching (DRIE), down to the optimal depth for device operation (i.e. 80 µm) Typical width of the trenches is 5 µm.

30 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Technological Process 4. Polysilicon is deposited and doped with phosphorous to form the gate. N-type dopants result diffused into the silicon, to form an n-type layer around the gate. 5. Non-doped polysilicon is deposited to seal the trenches. The non-doped polysilicon layer on the surface is then removed 6. Doped polysilicon is patterned and removed from the center of the channel region.

31 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Technological Process 7. Cylindrical window is opened on the oxide at the channel center. Boron is then implanted on both sides of the wafer to form the source and drain 8. Inter-level dielectric is deposited on the surface. Vias to both p+ source and n+ gate are then opened. 9. Aluminum is deposited, patterned and etched to from connection lines and bonding pads. Similar Aluminum layer is deposited on the back side of the wafer (drain)

32 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Technological Process 10. Passivation layer (Silicon oxide + Silicon nitride bilayer) is deposited, patterned and etched to open metal pads for bonding. Substrate (P-type) N-type Diffusion (Gate) Thermal Oxide N-type Polysilicon (Gate) Inter-level Oxide P-type Diffusion (Source & Drain) Metal Passivation Non-Doped Polysilicon

33 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Trench photolithography: Metal mask Fabrication: Trench Etching Exposed Protected Trench Etching: SEM images Trench width = 4.7 µm

34 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Fabrication: Trench Filling (Polysilicon 1) Trench filling with Polysilicon 1: SEM images Hole width = 3 µm

35 A New Vertical JFET Technology for Harsh Radiation Applications ISPS 2016 Fabrication: Trench Filling (Polysilicon 2) Trenches are filled with Poly 2, which is then removed from the surface Hole width after Poly 1 deposition (< 3 µm) Doped Poly 1 Non-Doped Poly 2 (inside the trench) Hole width after Poly 2 deposition ( nm) ~1.1 µm 35

36 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Fabrication: Trench Re-Filling (Polysilicon 2) An additional layer of non-doped polysilicon (300 nm) is deposited. SEM images before the polysilicon etching Trench closed

37 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Ω cm 330 Ω cm 220 Ω cm 160 Ω cm 130 Ω cm

38 A New Vertical JFET Technology for Harsh Radiation Applications ISPS

39 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Ionization (TID) Effects Two physical mechanisms: Study of Radiation Effects - Accumulation of positive fixed charge within the oxide volume (N OT ) - Formation of charge traps at the Si/SiO 2 interface (N IT ) Expected electrical effects: - Minor effect on V OFF, V drop and I OFF - Degradation of the voltage capability of the Gate-Source junction (V br G-S ) - Impact on edge termination efficiency Increase of I G and/or reduction of V br G-D Displacement Damage (DD) Effects Different effects depending on the operation mode: - OFF-State: Charge generation, reduction of minority carrier lifetime, and trap assisted tunneling are major issues - ON-State: Majority carrier removal and mobility degradation are important Expected effects: - In OFF-State: Increase of V OFF, I OFF and I G - In ON-State: Decrease of I ON, with an increase of V drop

40 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Study of Radiation Effects Simulation of Ionization (TID) Effects Both mechanisms can be studied with TCAD simulations - N OT and N IT are related with the Dose value by analytical expressions - N OT is introduced as a charge concentration at the Si/SiO2 interface (cm -2 ) or within the oxide volume (cm -3 ) - N IT is introduced as a concentration (cm -2 ) of traps at the Si/SiO2 interface Each trap is modeled with a donor level at Ev+0.8 ev and an acceptor level at Ev+0.3 ev First results show minor effects both for N OT and N IT, only the Edge termination is degraded

41 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Study of Radiation Effects: Ionizing (TID) Effects Edge Termination quality P-Spray can avoid the degradation of the edge termination efficiency This points are not a real breakdown of the Gate-Drain junction, but an increase of the I G current (injected from the device edge)

42 A New Vertical JFET Technology for Harsh Radiation Applications ISPS Study of Radiation Effects Displacement Damage (DD) Effects OFF-State issues can be studied with TCAD Simulations - Operating in OFF-state, the V-JFET is like a depleted 3D (trenched) detector - Perugia model of silicon traps (developed for detectors) is applicable here Three levels which concentration is related with the fluence First results show a leakage current increment at same order as that of the detectors ON-State is better studied by irradiation of samples - Operating in ON-State, the V-JFET is like a (lowly doped) silicon resistor - Mobility degradation can be studied by irradiating diode and resistor samples

Simulation of new P-type strip detectors with trench to enhance the charge multiplication effect in the n- type electrodes

Simulation of new P-type strip detectors with trench to enhance the charge multiplication effect in the n- type electrodes Simulation of new P-Type strip detectors RESMDD 10, Florence 12-15.October.2010 1/15 Simulation of new P-type strip detectors with trench to enhance the charge multiplication effect in the n- type electrodes

More information

Simulation and test of 3D silicon radiation detectors

Simulation and test of 3D silicon radiation detectors Simulation and test of 3D silicon radiation detectors C.Fleta 1, D. Pennicard 1, R. Bates 1, C. Parkes 1, G. Pellegrini 2, M. Lozano 2, V. Wright 3, M. Boscardin 4, G.-F. Dalla Betta 4, C. Piemonte 4,

More information

Recent Technological Developments on LGAD and ilgad Detectors for Tracking and Timing Applications

Recent Technological Developments on LGAD and ilgad Detectors for Tracking and Timing Applications Recent Technological Developments on LGAD and ilgad Detectors for Tracking and Timing Applications G. Pellegrini 1, M. Baselga 1, M. Carulla 1, V. Fadeyev 2, P. Fernández-Martínez 1, M. Fernández García

More information

Development of n-in-p Active Edge Pixel Detectors for ATLAS ITK Upgrade

Development of n-in-p Active Edge Pixel Detectors for ATLAS ITK Upgrade Development of n-in-p Active Edge Pixel Detectors for ATLAS ITK Upgrade Tasneem Rashid Supervised by: Abdenour Lounis. PHENIICS Fest 2017 30th OUTLINE Introduction: - The Large Hadron Collider (LHC). -

More information

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02 EE 5611 Introduction to Microelectronic Technologies Fall 2014 Thursday, September 04, 2014 Lecture 02 1 Lecture Outline Review on semiconductor materials Review on microelectronic devices Example of microelectronic

More information

PoS(EPS-HEP 2009)150. Silicon Detectors for the slhc - an Overview of Recent RD50 Results. Giulio Pellegrini 1. On behalf of CERN RD50 collaboration

PoS(EPS-HEP 2009)150. Silicon Detectors for the slhc - an Overview of Recent RD50 Results. Giulio Pellegrini 1. On behalf of CERN RD50 collaboration Silicon Detectors for the slhc - an Overview of Recent RD50 Results 1 Centro Nacional de Microelectronica CNM- IMB-CSIC, Barcelona Spain E-mail: giulio.pellegrini@imb-cnm.csic.es On behalf of CERN RD50

More information

The HGTD: A SOI Power Diode for Timing Detection Applications

The HGTD: A SOI Power Diode for Timing Detection Applications The HGTD: A SOI Power Diode for Timing Detection Applications Work done in the framework of RD50 Collaboration (CERN) M. Carulla, D. Flores, S. Hidalgo, D. Quirion, G. Pellegrini IMB-CNM (CSIC), Spain

More information

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 Dummy Gate-Assisted n-mosfet Layout for a Radiation-Tolerant Integrated Circuit Min Su Lee and Hee Chul Lee Abstract A dummy gate-assisted

More information

INTRODUCTION: Basic operating principle of a MOSFET:

INTRODUCTION: Basic operating principle of a MOSFET: INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying

More information

Strip Detectors. Principal: Silicon strip detector. Ingrid--MariaGregor,SemiconductorsasParticleDetectors. metallization (Al) p +--strips

Strip Detectors. Principal: Silicon strip detector. Ingrid--MariaGregor,SemiconductorsasParticleDetectors. metallization (Al) p +--strips Strip Detectors First detector devices using the lithographic capabilities of microelectronics First Silicon detectors -- > strip detectors Can be found in all high energy physics experiments of the last

More information

Wide Band-Gap Power Device

Wide Band-Gap Power Device Wide Band-Gap Power Device 1 Contents Revisit silicon power MOSFETs Silicon limitation Silicon solution Wide Band-Gap material Characteristic of SiC Power Device Characteristic of GaN Power Device 2 1

More information

Power MOSFET Zheng Yang (ERF 3017,

Power MOSFET Zheng Yang (ERF 3017, ECE442 Power Semiconductor Devices and Integrated Circuits Power MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Evolution of low-voltage (

More information

FET(Field Effect Transistor)

FET(Field Effect Transistor) Field Effect Transistor: Construction and Characteristic of JFETs. Transfer Characteristic. CS,CD,CG amplifier and analysis of CS amplifier MOSFET (Depletion and Enhancement) Type, Transfer Characteristic,

More information

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor

More information

Status of ITC-irst activities in RD50

Status of ITC-irst activities in RD50 Status of ITC-irst activities in RD50 M. Boscardin ITC-irst, Microsystem Division Trento, Italy Outline Materials/Pad Detctors Pre-irradiated silicon INFN Padova and Institute for Nuclear Research of NASU,

More information

Three Terminal Devices

Three Terminal Devices Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering

More information

Design and Fabrication of an Optimum Peripheral Region for Low Gain Avalanche Detectors

Design and Fabrication of an Optimum Peripheral Region for Low Gain Avalanche Detectors Design and Fabrication of an Optimum Peripheral Region for Low Gain Avalanche Detectors Pablo Fernández-Martínez, D. Flores, S. Hidalgo, V. Greco, A. Merlos, G. Pellegrini and D. Quirion Instituto de Microelectrónica

More information

4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions

4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions ELECTRONICS 4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions Yu SAITOH*, Toru HIYOSHI, Keiji WADA, Takeyoshi MASUDA, Takashi TSUNO and Yasuki MIKAMURA ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

More information

Fundamentals of Power Semiconductor Devices

Fundamentals of Power Semiconductor Devices В. Jayant Baliga Fundamentals of Power Semiconductor Devices 4y Spri ringer Contents Preface vii Chapter 1 Introduction 1 1.1 Ideal and Typical Power Switching Waveforms 3 1.2 Ideal and Typical Power Device

More information

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 LECTURE 020 ECE 4430 REVIEW II (READING: GHLM - Chap. 2) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught

More information

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 Lecture 020 ECE4430 Review II (1/5/04) Page 020-1 LECTURE 020 ECE 4430 REVIEW II (READING: GHLM - Chap. 2) Objective The objective of this presentation is: 1.) Identify the prerequisite material as taught

More information

Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics

Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1 Topics What is semiconductor Basic semiconductor devices Basics of IC processing CMOS technologies 2006/9/27 2 1 What is Semiconductor

More information

Topic 3. CMOS Fabrication Process

Topic 3. CMOS Fabrication Process Topic 3 CMOS Fabrication Process Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Lecture 3-1 Layout of a Inverter

More information

Semiconductor Physics and Devices

Semiconductor Physics and Devices Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because

More information

Evaluation of the Radiation Tolerance of Several Generations of SiGe Heterojunction Bipolar Transistors Under Radiation Exposure

Evaluation of the Radiation Tolerance of Several Generations of SiGe Heterojunction Bipolar Transistors Under Radiation Exposure 1 Evaluation of the Radiation Tolerance of Several Generations of SiGe Heterojunction Bipolar Transistors Under Radiation Exposure J. Metcalfe, D. E. Dorfan, A. A. Grillo, A. Jones, F. Martinez-McKinney,

More information

Department of Electrical Engineering IIT Madras

Department of Electrical Engineering IIT Madras Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or

More information

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI 1 Integrated diodes pn junctions of transistor structures can be used as integrated diodes. The choice of the junction is limited by the considerations of switching speed and breakdown voltage. The forward

More information

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: Metal-Semiconductor Junctions MOSFET Basic Operation MOS Capacitor Things you should know when you leave Key Questions What is the

More information

Layout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o.

Layout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o. Layout of a Inverter Topic 3 CMOS Fabrication Process V DD Q p Peter Cheung Department of Electrical & Electronic Engineering Imperial College London v i v o Q n URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk

More information

Solid State Device Fundamentals

Solid State Device Fundamentals Solid State Device Fundamentals 4.4. Field Effect Transistor (MOSFET) ENS 463 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 4N101b 1 Field-effect transistor (FET)

More information

Signal-to. to-noise with SiGe. 7 th RD50 Workshop CERN. Hartmut F.-W. Sadrozinski. SCIPP UC Santa Cruz. Signal-to-Noise, SiGe 1

Signal-to. to-noise with SiGe. 7 th RD50 Workshop CERN. Hartmut F.-W. Sadrozinski. SCIPP UC Santa Cruz. Signal-to-Noise, SiGe 1 Signal-to to-noise with SiGe 7 th RD50 Workshop CERN SCIPP UC Santa Cruz Signal-to-Noise, SiGe 1 Technical (Practical) Issues The ATLAS-ID upgrade will put large constraints on power. Can we meet power

More information

Q1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).

Q1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET). Q. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET). Answer: N-Channel Junction Field Effect Transistor (JFET) Construction: Drain(D)

More information

Chapter 3 Basics Semiconductor Devices and Processing

Chapter 3 Basics Semiconductor Devices and Processing Chapter 3 Basics Semiconductor Devices and Processing 1 Objectives Identify at least two semiconductor materials from the periodic table of elements List n-type and p-type dopants Describe a diode and

More information

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET) FIELD EFFECT TRANSISTOR (FET) The field-effect transistor (FET) is a three-terminal device used for a variety of applications that match, to a large extent, those of the BJT transistor. Although there

More information

Gallium nitride (GaN)

Gallium nitride (GaN) 80 Technology focus: GaN power electronics Vertical, CMOS and dual-gate approaches to gallium nitride power electronics US research company HRL Laboratories has published a number of papers concerning

More information

irst: process development, characterization and first irradiation studies

irst: process development, characterization and first irradiation studies 3D D detectors at ITC-irst irst: process development, characterization and first irradiation studies S. Ronchin a, M. Boscardin a, L. Bosisio b, V. Cindro c, G.-F. Dalla Betta d, C. Piemonte a, A. Pozza

More information

Progress Energy Distinguished University Professor Jay Baliga. April 11, Acknowledgements

Progress Energy Distinguished University Professor Jay Baliga. April 11, Acknowledgements Progress Energy Distinguished University Professor Jay Baliga April 11, 2019 Acknowledgements 1 Outline SiC Power MOSFET Breakthroughs achieved at NCSU PRESiCE: SiC Power Device Manufacturing Technology

More information

High-Ohmic Resistors using Nanometer-Thin Pure-Boron Chemical-Vapour-Deposited Layers

High-Ohmic Resistors using Nanometer-Thin Pure-Boron Chemical-Vapour-Deposited Layers High-Ohmic Resistors using Nanometer-Thin Pure-Boron Chemical-Vapour-Deposited Layers Negin Golshani, Vahid Mohammadi, Siva Ramesh, Lis K. Nanver Delft University of Technology The Netherlands ESSDERC

More information

FUNDAMENTALS OF MODERN VLSI DEVICES

FUNDAMENTALS OF MODERN VLSI DEVICES 19-13- FUNDAMENTALS OF MODERN VLSI DEVICES YUAN TAUR TAK H. MING CAMBRIDGE UNIVERSITY PRESS Physical Constants and Unit Conversions List of Symbols Preface page xi xiii xxi 1 INTRODUCTION I 1.1 Evolution

More information

Power Bipolar Junction Transistors (BJTs)

Power Bipolar Junction Transistors (BJTs) ECE442 Power Semiconductor Devices and Integrated Circuits Power Bipolar Junction Transistors (BJTs) Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Bipolar Junction Transistor (BJT) Background The

More information

Solid State Devices- Part- II. Module- IV

Solid State Devices- Part- II. Module- IV Solid State Devices- Part- II Module- IV MOS Capacitor Two terminal MOS device MOS = Metal- Oxide- Semiconductor MOS capacitor - the heart of the MOSFET The MOS capacitor is used to induce charge at the

More information

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s. UNIT-I FIELD EFFECT TRANSISTOR 1. Explain about the Field Effect Transistor and also mention types of FET s. The Field Effect Transistor, or simply FET however, uses the voltage that is applied to their

More information

Development of Double-sided Silcon microstrip Detector. D.H. Kah*, H. Park, H.J. Kim (BAERI JikLee (SNU) E. Won (Korea U)

Development of Double-sided Silcon microstrip Detector. D.H. Kah*, H. Park, H.J. Kim (BAERI JikLee (SNU) E. Won (Korea U) Development of Double-sided Silcon microstrip Detector D.H. Kah*, H. Park, H.J. Kim (BAERI JikLee (SNU) E. Won (Korea U), KNU) 2005 APPI dhkah@belle.knu.ac.kr 1 1. Motivation 2. Introduction Contents 1.

More information

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Unit 1 Basic MOS Technology Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Levels of Integration:- i) SSI:-

More information

Single Sided and Double Sided Silicon MicroStrip Detector R&D

Single Sided and Double Sided Silicon MicroStrip Detector R&D Single Sided and Double Sided Silicon MicroStrip Detector R&D Tariq Aziz Tata Institute, Mumbai, India SuperBelle, KEK December 10-12, 2008 Indian Effort Mask Design at TIFR, Processing at BEL Single Sided

More information

A new strips tracker for the upgraded ATLAS ITk detector

A new strips tracker for the upgraded ATLAS ITk detector A new strips tracker for the upgraded ATLAS ITk detector, on behalf of the ATLAS Collaboration : 11th International Conference on Position Sensitive Detectors 3-7 The Open University, Milton Keynes, UK.

More information

Silicon Sensors for High-Luminosity Trackers - RD50 Collaboration status report

Silicon Sensors for High-Luminosity Trackers - RD50 Collaboration status report Silicon Sensors for High-Luminosity Trackers - RD50 Collaboration status report Albert-Ludwigs-Universität Freiburg (DE) E-mail: susanne.kuehn@cern.ch The revised schedule for the Large Hadron Collider

More information

The RADFET: TRANSDUCERS RESEARCH Transducers Group

The RADFET:   TRANSDUCERS RESEARCH Transducers Group Page 1 of 5 TRANSDUCERS RESEARCH Transducers Group Introduction Research Teams Analog and Sensor Interface BioAnalytical Microsystems Chemical Microanalytics e-learning Instrumentation and software development,

More information

Silicon Sensor Developments for the CMS Tracker Upgrade

Silicon Sensor Developments for the CMS Tracker Upgrade Silicon Sensor Developments for the CMS Tracker Upgrade on behalf of the CMS tracker collaboration University of Hamburg, Germany E-mail: Joachim.Erfle@desy.de CMS started a campaign to identify the future

More information

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) 3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) Pei W. Ding, Kristel Fobelets Department of Electrical Engineering, Imperial College London, U.K. J. E. Velazquez-Perez

More information

value of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi

value of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi Prof. Jasprit Singh Fall 2001 EECS 320 Homework 10 This homework is due on December 6 Problem 1: An n-type In 0:53 Ga 0:47 As epitaxial layer doped at 10 16 cm ;3 is to be used as a channel in a FET. A

More information

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known

More information

EE C245 / ME C218 INTRODUCTION TO MEMS DESIGN FALL 2011 PROBLEM SET #2. Due (at 7 p.m.): Tuesday, Sept. 27, 2011, in the EE C245 HW box in 240 Cory.

EE C245 / ME C218 INTRODUCTION TO MEMS DESIGN FALL 2011 PROBLEM SET #2. Due (at 7 p.m.): Tuesday, Sept. 27, 2011, in the EE C245 HW box in 240 Cory. Issued: Tuesday, Sept. 13, 2011 PROBLEM SET #2 Due (at 7 p.m.): Tuesday, Sept. 27, 2011, in the EE C245 HW box in 240 Cory. 1. Below in Figure 1.1 is a description of a DRIE silicon etch using the Marvell

More information

n-channel LDMOS WITH STI FOR BREAKDOWN VOLTAGE ENHANCEMENT AND IMPROVED R ON

n-channel LDMOS WITH STI FOR BREAKDOWN VOLTAGE ENHANCEMENT AND IMPROVED R ON n-channel LDMOS WITH STI FOR BREAKDOWN VOLTAGE ENHANCEMENT AND IMPROVED R ON 1 SUNITHA HD, 2 KESHAVENI N 1 Asstt Prof., Department of Electronics Engineering, EPCET, Bangalore 2 Prof., Department of Electronics

More information

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34 CONTENTS Preface x Prologue Semiconductors and the Integrated Circuit xvii PART I Semiconductor Material Properties CHAPTER 1 The Crystal Structure of Solids 1 1.0 Preview 1 1.1 Semiconductor Materials

More information

Development of Pixel Detectors for the Inner Tracker Upgrade of the ATLAS Experiment

Development of Pixel Detectors for the Inner Tracker Upgrade of the ATLAS Experiment Development of Pixel Detectors for the Inner Tracker Upgrade of the ATLAS Experiment Natascha Savić L. Bergbreiter, J. Breuer, A. Macchiolo, R. Nisius, S. Terzo IMPRS, Munich # 29.5.215 Franz Dinkelacker

More information

problem grade total

problem grade total Fall 2005 6.012 Microelectronic Devices and Circuits Prof. J. A. del Alamo Name: Recitation: November 16, 2005 Quiz #2 problem grade 1 2 3 4 total General guidelines (please read carefully before starting):

More information

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (DEEMED UNIVERSITY)

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (DEEMED UNIVERSITY) SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (DEEMED UNIVERSITY) QUESTION BANK I YEAR B.Tech (II Semester) ELECTRONIC DEVICES (COMMON FOR EC102, EE104, IC108, BM106) UNIT-I PART-A 1. What are intrinsic and

More information

Quality Assurance for the ATLAS Pixel Sensor

Quality Assurance for the ATLAS Pixel Sensor Quality Assurance for the ATLAS Pixel Sensor 1st Workshop on Quality Assurance Issues in Silicon Detectors J. M. Klaiber-Lodewigs (Univ. Dortmund) for the ATLAS pixel collaboration Contents: - role of

More information

21 rue La Noue Bras de Fer Nantes - France Phone : +33 (0) w7-foldite :

21 rue La Noue Bras de Fer Nantes - France Phone : +33 (0) w7-foldite : 21 rue La Noue Bras de Fer 44200 - Nantes - France Phone : +33 (0) 240 180 916 - email : info@systemplus.fr - w7-foldite : www.systemplus.fr February 2013 Version 1 Written by: Sylvain HALLEREAU DISCLAIMER

More information

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness MIT International Journal of Electronics and Communication Engineering, Vol. 4, No. 2, August 2014, pp. 81 85 81 Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness Alpana

More information

ATLAS Upgrade SSD. ATLAS Upgrade SSD. Specifications of Electrical Measurements on SSD. Specifications of Electrical Measurements on SSD

ATLAS Upgrade SSD. ATLAS Upgrade SSD. Specifications of Electrical Measurements on SSD. Specifications of Electrical Measurements on SSD ATLAS Upgrade SSD Specifications of Electrical Measurements on SSD ATLAS Project Document No: Institute Document No. Created: 17/11/2006 Page: 1 of 7 DRAFT 2.0 Modified: Rev. No.: 2 ATLAS Upgrade SSD Specifications

More information

Lecture - 18 Transistors

Lecture - 18 Transistors Electronic Materials, Devices and Fabrication Dr. S. Prarasuraman Department of Metallurgical and Materials Engineering Indian Institute of Technology, Madras Lecture - 18 Transistors Last couple of classes

More information

EDC UNIT IV- Transistor and FET Characteristics EDC Lesson 9- ", Raj Kamal, 1

EDC UNIT IV- Transistor and FET Characteristics EDC Lesson 9- , Raj Kamal, 1 EDC UNIT IV- Transistor and FET Characteristics Lesson-9: JFET and Construction of JFET 2008 EDC Lesson 9- ", Raj Kamal, 1 1. Transistor 2008 EDC Lesson 9- ", Raj Kamal, 2 Transistor Definition The transferred-resistance

More information

Power FINFET, a Novel Superjunction Power MOSFET

Power FINFET, a Novel Superjunction Power MOSFET Power FINFET, a Novel Superjunction Power MOSFET Wai Tung Ng Smart Power Integration & Semiconductor Devices Research Group Department of Electrical and Computer Engineering Toronto, Ontario Canada, M5S

More information

2.8 - CMOS TECHNOLOGY

2.8 - CMOS TECHNOLOGY CMOS Technology (6/7/00) Page 1 2.8 - CMOS TECHNOLOGY INTRODUCTION Objective The objective of this presentation is: 1.) Illustrate the fabrication sequence for a typical MOS transistor 2.) Show the physical

More information

Basic Fabrication Steps

Basic Fabrication Steps Basic Fabrication Steps and Layout Somayyeh Koohi Department of Computer Engineering Adapted with modifications from lecture notes prepared by author Outline Fabrication steps Transistor structures Transistor

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 11/01/2007 MOSFETs Lecture 5 Announcements HW7 set is due now HW8 is assigned, but will not be collected/graded. MOSFET Technology Scaling Technology

More information

THE SILICON SENSOR FOR THE COMPACT MUON SOLENOID CONTROL OF THE FABRICATION PROCESS

THE SILICON SENSOR FOR THE COMPACT MUON SOLENOID CONTROL OF THE FABRICATION PROCESS THE SILICON SENSOR FOR THE COMPACT MUON SOLENOID CONTROL OF THE FABRICATION PROCESS F. MANOLESCU 1, A. MACCHIOLO 2, M. BRIANZI 2, A. MIHUL 3 1 Institute of Space Sciences, Magurele, Bucharest, Romania

More information

Role of guard rings in improving the performance of silicon detectors

Role of guard rings in improving the performance of silicon detectors PRAMANA c Indian Academy of Sciences Vol. 65, No. 2 journal of August 2005 physics pp. 259 272 Role of guard rings in improving the performance of silicon detectors VIJAY MISHRA, V D SRIVASTAVA and S K

More information

INTRODUCTION TO MOS TECHNOLOGY

INTRODUCTION TO MOS TECHNOLOGY INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor

More information

ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline

ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse

More information

NAME: Last First Signature

NAME: Last First Signature UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT

More information

Quantum Condensed Matter Physics Lecture 16

Quantum Condensed Matter Physics Lecture 16 Quantum Condensed Matter Physics Lecture 16 David Ritchie QCMP Lent/Easter 2018 http://www.sp.phy.cam.ac.uk/drp2/home 16.1 Quantum Condensed Matter Physics 1. Classical and Semi-classical models for electrons

More information

Simulation of High Resistivity (CMOS) Pixels

Simulation of High Resistivity (CMOS) Pixels Simulation of High Resistivity (CMOS) Pixels Stefan Lauxtermann, Kadri Vural Sensor Creations Inc. AIDA-2020 CMOS Simulation Workshop May 13 th 2016 OUTLINE 1. Definition of High Resistivity Pixel Also

More information

Silicon Detectors in High Energy Physics

Silicon Detectors in High Energy Physics Thomas Bergauer (HEPHY Vienna) IPM Teheran 22 May 2011 Sunday: Schedule Semiconductor Basics (45 ) Silicon Detectors in Detector concepts: Pixels and Strips (45 ) Coffee Break Strip Detector Performance

More information

Basic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011

Basic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011 Basic Electronics Introductory Lecture Course for Technology and Instrumentation in Particle Physics 2011 Chicago, Illinois June 9-14, 2011 Presented By Gary Drake Argonne National Laboratory Session 3

More information

I E I C since I B is very small

I E I C since I B is very small Figure 2: Symbols and nomenclature of a (a) npn and (b) pnp transistor. The BJT consists of three regions, emitter, base, and collector. The emitter and collector are usually of one type of doping, while

More information

High Reliability Power MOSFETs for Space Applications

High Reliability Power MOSFETs for Space Applications High Reliability Power MOSFETs for Space Applications Masanori Inoue Takashi Kobayashi Atsushi Maruyama A B S T R A C T We have developed highly reliable and radiation-hardened power MOSFETs for use in

More information

Chapter 2 : Semiconductor Materials & Devices (II) Feb

Chapter 2 : Semiconductor Materials & Devices (II) Feb Chapter 2 : Semiconductor Materials & Devices (II) 1 Reference 1. SemiconductorManufacturing Technology: Michael Quirk and Julian Serda (2001) 3. Microelectronic Circuits (5/e): Sedra & Smith (2004) 4.

More information

Semiconductor Materials for Power Electronics (SEMPEL) GaN power electronics materials

Semiconductor Materials for Power Electronics (SEMPEL) GaN power electronics materials Semiconductor Materials for Power Electronics (SEMPEL) GaN power electronics materials Kjeld Pedersen Department of Physics and Nanotechnology, AAU SEMPEL Semiconductor Materials for Power Electronics

More information

arxiv: v1 [physics.ins-det] 21 Nov 2011

arxiv: v1 [physics.ins-det] 21 Nov 2011 arxiv:1111.491v1 [physics.ins-det] 21 Nov 211 Optimization of the Radiation Hardness of Silicon Pixel Sensors for High X-ray Doses using TCAD Simulations J. Schwandt a,, E. Fretwurst a, R. Klanner a, I.

More information

EE301 Electronics I , Fall

EE301 Electronics I , Fall EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials

More information

Organic Electronics. Information: Information: 0331a/ 0442/

Organic Electronics. Information: Information:  0331a/ 0442/ Organic Electronics (Course Number 300442 ) Spring 2006 Organic Field Effect Transistors Instructor: Dr. Dietmar Knipp Information: Information: http://www.faculty.iubremen.de/course/c30 http://www.faculty.iubremen.de/course/c30

More information

ATLAS strip detector upgrade for the HL-LHC

ATLAS strip detector upgrade for the HL-LHC ATL-INDET-PROC-2015-010 26 August 2015, On behalf of the ATLAS collaboration Santa Cruz Institute for Particle Physics, University of California, Santa Cruz E-mail: zhijun.liang@cern.ch Beginning in 2024,

More information

ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline

ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s16/ecse

More information

CMOS Technology. 1. Why CMOS 2. Qualitative MOSFET model 3. Building a MOSFET 4. CMOS logic gates. Handouts: Lecture Slides. metal ndiff.

CMOS Technology. 1. Why CMOS 2. Qualitative MOSFET model 3. Building a MOSFET 4. CMOS logic gates. Handouts: Lecture Slides. metal ndiff. CMOS Technology 1. Why CMOS 2. Qualitative MOSFET model 3. Building a MOSFET 4. CMOS logic gates poly pdiff metal ndiff Handouts: Lecture Slides L03 - CMOS Technology 1 Building Bits from Atoms V in V

More information

Characterization of SOI MOSFETs by means of charge-pumping

Characterization of SOI MOSFETs by means of charge-pumping Paper Characterization of SOI MOSFETs by means of charge-pumping Grzegorz Głuszko, Sławomir Szostak, Heinrich Gottlob, Max Lemme, and Lidia Łukasiak Abstract This paper presents the results of charge-pumping

More information

Lecture #29. Moore s Law

Lecture #29. Moore s Law Lecture #29 ANNOUNCEMENTS HW#15 will be for extra credit Quiz #6 (Thursday 5/8) will include MOSFET C-V No late Projects will be accepted after Thursday 5/8 The last Coffee Hour will be held this Thursday

More information

Metal-Oxide-Silicon (MOS) devices PMOS. n-type

Metal-Oxide-Silicon (MOS) devices PMOS. n-type Metal-Oxide-Silicon (MOS devices Principle of MOS Field Effect Transistor transistor operation Metal (poly gate on oxide between source and drain Source and drain implants of opposite type to substrate.

More information

Monolithic Pixel Sensors in SOI technology R&D activities at LBNL

Monolithic Pixel Sensors in SOI technology R&D activities at LBNL Monolithic Pixel Sensors in SOI technology R&D activities at LBNL Lawrence Berkeley National Laboratory M. Battaglia, L. Glesener (UC Berkeley & LBNL), D. Bisello, P. Giubilato (LBNL & INFN Padova), P.

More information

New fabrication and packaging technologies for CMOS pixel sensors: closing gap between hybrid and monolithic

New fabrication and packaging technologies for CMOS pixel sensors: closing gap between hybrid and monolithic New fabrication and packaging technologies for CMOS pixel sensors: closing gap between hybrid and monolithic Outline Short history of MAPS development at IPHC Results from TowerJazz CIS test sensor Ultra-thin

More information

L MOSFETS, IDENTIFICATION, CURVES. PAGE 1. I. Review of JFET (DRAW symbol for n-channel type, with grounded source)

L MOSFETS, IDENTIFICATION, CURVES. PAGE 1. I. Review of JFET (DRAW symbol for n-channel type, with grounded source) L.107.4 MOSFETS, IDENTIFICATION, CURVES. PAGE 1 I. Review of JFET (DRAW symbol for n-channel type, with grounded source) 1. "normally on" device A. current from source to drain when V G = 0 no need to

More information

2014, IJARCSSE All Rights Reserved Page 1352

2014, IJARCSSE All Rights Reserved Page 1352 Volume 4, Issue 3, March 2014 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Double Gate N-MOSFET

More information

EVALUATION OF RADIATION HARDNESS DESIGN TECHNIQUES TO IMPROVE RADIATION TOLERANCE FOR CMOS IMAGE SENSORS DEDICATED TO SPACE APPLICATIONS

EVALUATION OF RADIATION HARDNESS DESIGN TECHNIQUES TO IMPROVE RADIATION TOLERANCE FOR CMOS IMAGE SENSORS DEDICATED TO SPACE APPLICATIONS EVALUATION OF RADIATION HARDNESS DESIGN TECHNIQUES TO IMPROVE RADIATION TOLERANCE FOR CMOS IMAGE SENSORS DEDICATED TO SPACE APPLICATIONS P. MARTIN-GONTHIER, F. CORBIERE, N. HUGER, M. ESTRIBEAU, C. ENGEL,

More information

Module Integration Sensor Requirements

Module Integration Sensor Requirements Module Integration Sensor Requirements Phil Allport Module Integration Working Group Sensor Geometry and Bond Pads Module Programme Issues Numbers of Sensors Required Nobu s Sensor Size Summary n.b. 98.99

More information

The BaBar Silicon Vertex Tracker (SVT) Claudio Campagnari University of California Santa Barbara

The BaBar Silicon Vertex Tracker (SVT) Claudio Campagnari University of California Santa Barbara The BaBar Silicon Vertex Tracker (SVT) Claudio Campagnari University of California Santa Barbara Outline Requirements Detector Description Performance Radiation SVT Design Requirements and Constraints

More information

Design and Analysis of Double Gate MOSFET Devices using High-k Dielectric

Design and Analysis of Double Gate MOSFET Devices using High-k Dielectric International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 53-60 International Research Publication House http://www.irphouse.com Design and Analysis of Double Gate

More information

SIM-Detecteurs 2014 LPNHE-Paris

SIM-Detecteurs 2014 LPNHE-Paris SIM-Detecteurs 2014 LPNHE-Paris The application of Silvaco process and device simulation program to the development of silicon detector for the high energy particle detection Li Long llong@cismst.de CiS

More information

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage

More information