5.8 Gb/s 16:1 multiplexer and 1:16 demultiplexer using 1.2 m BiCMOS
|
|
- Theodora Waters
- 6 years ago
- Views:
Transcription
1 Downloaded from orbit.dtu.dk on: Mar 13, Gb/s 16:1 multiplexer and 1:16 demultiplexer using 1.2 m BiCMOS Midtgaard, Jaob; Svensson, C. Published in: Proeedings of the IEEE International Symposium on Ciruits and Systems Link to artile, DOI: 1.119/ISCAS Publiation date: 1994 Doument Version Publisher's PDF, also known as Version of reord Link bak to DTU Orbit Citation (APA): Midtgaard, J., & Svensson, C. (1994). 5.8 Gb/s 16:1 multiplexer and 1:16 demultiplexer using 1.2 m BiCMOS. In Proeedings of the IEEE International Symposium on Ciruits and Systems (Vol. Volume 4, pp ). IEEE. DOI: 1.119/ISCAS General rights Copyright and moral rights for the publiations made aessible in the publi portal are retained by the authors and/or other opyright owners and it is a ondition of aessing publiations that users reognise and abide by the legal requirements assoiated with these rights. Users may download and print one opy of any publiation from the publi portal for the purpose of private study or researh. You may not further distribute the material or use it for any profit-making ativity or ommerial gain You may freely distribute the URL identifying the publiation in the publi portal If you believe that this doument breahes opyright please ontat us providing details, and we will remove aess to the work immediately and investigate your laim.
2 43 5.8Gb/s 16: 1 Multiplexer and 1 : 16 Demultiplexer Using 1.2pm BiCMOS Jaob Midtgrtvd Center for Integrated Eletronis Inst. of Computer Siene Bld. 344 Tehnial University of Denmark Denmark (45) jaob@id.dth.dk Christer Svensson Eletroni Devies Dept. of Physis 'and Measurement Tehnology Linkoping Institute of Tehnology S Linkoping Sweden (46) hs@ifm.liu.se ABSTRACT High speed time-division multiplexers 'and demultiplexers are important omponents of modem optial ommuniation systems. They are needed to parallelize the d m to allow most of the system to operate at muh lower speeds. This p'aper desribes a 16:l multiplexer and a 1:16 demultiplexer implemented on one IC in a 1.2pm BiCMOS proess. The IC ombines fast ECL iruits with CMOS iruits, demonstrating that by utilizing the ombination of bipolar 'and MOS transistors, a VLSI iruit with very high speed interfae is feasible. INTRODUCTION In high speed optial ommuniation systems multiplexers 'and demultiplexers are used to redue the part of the system whih must operate at the very high speed of the serial link. Most of the system will proess the dm several bits in parallel. With the inreasing requirements for omplex real time proessing of the tr'ansmitted d m that omes with the adv'aned low level ommuniation protools. suh as ATM (Asynhronous Tr'ansfer Mode), the size of the hardware part of the ommuniation system that works diretly with the transmitted data inreases. The bipolar 'and GaAs proesses that offer the speed needed in the multiplexers and demultiplexers do not offer the very high levels of integration needed to h'andle the ommuniation protool. On the other hand CMOS, whih offers the high integration, is apable of operating at the speed (1-4OOMHz) needed for handling the protools on parallel data [ 11, [2], but does not offer the speed needed in the multiplexers 'and demultiplexers. From this viewpoint an obvious hoie would be BiCMOS, whih offers both the high speed of bipolar iruits 'and the high level integration of CMOS iruits. The hoie of a BiCMOS proess is not without penalty. The performane of the bipolar transistors in presently available BiCMOS proesses is not omparable to that of advraned Rb j js ft B 1SSJ 67fF 78fF 7.8GHz 8 Table 1: Typial BJT parameters at VCB = 1.6V 'and V(.S = 4v. bipolar proesses. BiCMOS proesses with transition frequenies up to 15GHz have been reported [3], [41, while advaned bipolar proesses reah transition frequenies of more than 4SGHz [SI. But even with these BiCMOS proesses both all urrently used ommuniation speeds and the next generation (logb/s) are reahable. The proess used in the design presented here is not advaned, with an ft of only 7.8GHz. Table 1 summarizes some of the dmi for the bipolar tr'ansistors with two base ontxts 'and a 1.2pm x lpm emitter. The "xmum speed of both the multiplexer (S.8Gb/s) and the demultiplexer (6.9Gb/s), relative to the ft of the transistors, ompares very losely with other published results [SI. MULTIPLEXER ARCHITECTURE The multiplexer output is not retimed and therefore the lok frequeny need only be half the output bit rate, limiting the frequenies that need to be h,andled when pakaging. Figure 1 shows a simplified blok diagr'm of the multiplexer. The stippled line represents the approximate borderline between CMOS 'and ECL iruits. Inserted in figure 1 the topology of the 2:l multiplexers is shown. The 2:l multiplexing is performed by first retiming the two signals from the previous multiplexer, then skewing one of them half a lok yle, 'and finally seleting eah in turn with the lok signal. The 6rst olumn of 2:l multiplexers ontain extra layers of lathes to obtain a flip-flop like funtion for all inputs. These inputs are first lathed in CMOS, and then onverted to ECL levels in the seletor of the 6rst stage. This seletor is an
3 a CMOS ; ECL 2:i 2:l v) 3 a.- m (II n 2:l Multiplexer p y k Q Clk out * Clok Figure 1: Multiplexer arhiteture. MCSL gate (Merged Current Swith Logi) providing both CMOS,and ECL inputs, and ECL outputs. The lok divider generating lok signals for this SUge has outputs for both CMOS and ECL levels. as the MCSL seletor needs ECL levels on the lok inputs. All following stzzges are implemented fully in ECL. The maximum speed of the omplete multiplexer is determined by the seletor in the last 2:l multiplexer. This seletor, the output driver, and the lok input buffer, are the only p ms swithing at the full lok frequeny. SL-l on-hip, termination was used for all high speed inputs and outputs. This has been shown to effiiently redue refletions and the importane of pakaging parasitis as ompared to off-hip termination [6]. 44 Both the lathes in the first 1:2 demultiplexer and in the 6rst lok divider are loked at the full lok frequeny. All other parts of the demultiplexer are loked at a lower frequeny. The maximum input data rate is therefore set by the highest lok frequeny that an be applied to a hain of lathes. Delaying the lok signal between eah level of lathes in the input demultiplexer would not improve the speed, as the lok divider still sets the same limit. As for the multiplexer, on-hip termination was used for both data and lok inputs. GATE DESIGN Several different logi types are used in the design. For all logi types automati optimization was used to guide the gate design. To shorten the design time a limited number of speed/power lasses of the gates was used. This has of ourse resulted in exessive power onsumption and area For the fastest stzzges of both multiplexer and demultiplexer ECL gates with double emitter followers were used. This allows a redution of the load on the intemal nodes where the onversion from urrent to voltage signal ours, and inrease the olletor-base voltage of following stages. Figure 3 shows a shemati for the fastest seletor used in the multiplexer. To redue the delay in this ritial gate, a signal swing of only 3OOmV was used, ompared to the minimum of 4mV used for all other ECL gates. Two weak urrent soures were added to draw a small urrent through eah of the two top-most urrent swithes, reduing the swing on the ommon emitter nodes. Where the highest speed was not needed simpler gates 1 :2 Demultiplexer IQ ECL CMOS DEMULTIPLEXER ARCHITECTURE The demultiplexer onsists of a tree of 1:2 demultiplexer bloks with 4 levels as shown in figure 2. The stippled line indiates the borderline between ECL and CMOS iruits. The 1:2 demultiplexers all have the topology shown inserted in figure 2. The atual demultiplexing is done by leading the input to two lathes loked on opposite edges. An extra lath in one half aligns the signals to have the same phase at the outputs. As both edges of the lok signal are used, a lok frequeny of only half the bit rate is needed, as was the ase for the mu1 tiplexer. In Clok * Figure 2 Demultiplexer arhiteture.
4 45 Figure 3: Fast ECL seletor!i YE 5 G " d Figure 5: ECL-CMOS interfae iruits; (a) MCSL seletor, (b) ECL-CMOS onverter (4 (b) Figure 4: CMOS lathes: (a) TSPC lathes, (b) two phase lath. with only one emitter follower was used. Differential signals were used in all the ECL gates. For most of the CMOS p'ms the TSPC lathes (True Single Phase Clok) shown in figure 4(a) were used. These are exarnples of a family of CMOS iruits that 'an work at high speeds using only one lok phase (in this ase 36OMHz) [7]. Beause of the large delay in onverting the lok signal from ECL to CMOS signal levels, a lath with a smaller delay and a lower load on the lok signal was needed for the lathes just before the onversion to ECL in the multiplexer. This lath, shown in figure 4(b), needs to lok phases. These are easily generated in parallel when onverting from ECL to CMOS lok signals, and are only distributed loally with very good ontrol over the setup 'and hold times of the input signals to these lathes. The onversion from CMOS to ECL signal levels is the fastest and least power onsuming of the two onversions involved in the ECL/CMOS interfae. It is performed by using M MCSL gate. Figure S(a) shows the shemati for the MCSL seletor. used in this design. It is a simple replaement of some of the bipolar transistors in an ECL gate, with MOS transistors. The speed of this gate is very lose to that of the fully bipolar gate. The onversion from ECL to CMOS signal levels is the weakest part of the ECLKMOS interfae. It is both slow and power onsuming. Figure 5(b) shows the shemati for the onverter I used in this design. It is not the fastest onfiguration, but it is also not the most power onsuming. The input omes from M ECL lath with a large output swing of 1.6V. As used in the last lok divider of the multiplexer, it diretly drives the last CMOS lath of every input, plus a driver, whih in turn drives the rest of the CMOS lathes. This 'approah is only feasible for very small iruits. For large iruits an effiient <appro,?h ould be to buffer the onverted signal heavily, then reonvert to ECL and use a phase lok to adjust the phase of the buffered CMOS signal to be very lose to the ECL lok signal. SIMULATED PERFORMANCE For simulations a single ended lok signal with a sinus waveform,and a peak to peak amplitude of 8mV was use for both multiplexer and demultiplexer. When fabriated, the IC's will be pakaged in multilayer erami pakiges with SOQ transmission lines from the pakage bond pad to the pakage lead. To take into aount mounting parasitis, a die bond pad apaitane of SO@, a bonding wire indutane of 2n, and a pakige bond pad apaitane of lp were added to all inputs <and outputs. Spie simulations under typial onditions predit that at 5.8Gb/s the minimum output amplitude of the multiplexer is only redued by 15%. The demultiplexer is simulated to work up to 6.9Gb/s with a4mv swing <and 14OpS rise time on the ditzi inputs. Table 2 lists the power onsumption in various parts of the design. The lok dividers are inluded in the stage they drive. CONCLUSIONS The design presented here ombines very high speed bipolar iruits with high speed CMOS iruits, demonstrating that very high speed on-hip bipolar interfaes to CMOS iruits
5 46 Slow Toti-- Multiplexer Demultiplexer 97mW 37mW 32mW 27mW 2SmW 49mW 37mW (24mW) 23mW (14mW) 1.91W 1.36W Table 2: Power onsumption. Numbers in parenthesis are without ECL U buffers. [6] J. Himenshild and H.-M. Rein, Influene of u,msmission-line interonnetions between gigabit-perseond IC s on time jitter and instabilities, IEEE Jurnal of Solid State Ciruits, vol. 25, pp , June 199. [7] J. YU I and C. Svensson, High speed CMOS iruit tehnique, IEEE Jurnal of Solid State Ciruits, vol. 24, pp. 62-7, Feb may be onstruted using present BiCMOS tehnologies. The power onsumption is omparable to other bipolar designs designed for the highest possible speed. To really utilize the high integration apability of the CMOS,,an IC might need several high speed inputs md outputs. This puts some onstraints on the available power for e xh high speed interfae. But as the power onsumption an be redued drastially when just reduing the speed slightly, a single IC with severd 2.SGbls inputs and outputs is possible even in the proess used in this design. With the more adv,aned.8pm and.spm BiCMOS proesses, IC s with several inputs and outputs asgb/s or more would be possible with reasonable power onsumption. With the present tehnologies BiCMOS iruits <an not replae pure bipolar iruits at the speeds of the future generations of optial ommuniation systems. But BiCMOS iruits ould have an important plae in ommuniation systems at speeds from SOOMb/s to 1Gb/s. REFERENCES R. H. Hofmann and R. Muller, A multifuntional high-. speed swith element for ATM appliations, IEEE Jurnal of Solid State Ciruifs, vol. 27, pp O4, July K. S,&aue et al., A.8pm BiCMOS ATM swith on,an 8Mb/s asynhronous buffered b,any,an network, IEEE Jurnal of Solid State Ciruits, vol. 26, pp , Aug A. A. Iranm,ulesh et al., A O.8pm advaned singlepoly BiCMOS tehnology for high-density and highperform appliations, IEEE Jurnal of Solid State Ciruits, vol. 26, pp , Mar J. D. Hayden et al., Integration of a double-polysilion emitter-base self-digned bipolar transistor into a.5pm BiCMOS tehnology for fast 4Mb SRAM s, IEEE Transationson Eletron Devies, vol. 4, pp , June A. Felder et al., 25 to 4Gb/s Si IC s in seletive epimid bipolar tehnology, in ISSCC 93 Digest of Tehnial Papers, pp ,1993.
Voltage Scalable Switched Capacitor DC-DC Converter for Ultra-Low-Power On-Chip Applications
Voltage Salable Swithed Capaitor DC-DC Converter for Ultra-ow-Power On-Chip Appliations Yogesh K. amadass and Anantha P. Chandrakasan Mirosystems Tehnology aboratory Massahusetts Institute of Tehnology
More informationTRANSISTORS: DYNAMIC CIRCUITS. Introduction
TRANSISTORS: DYNAMIC CIRCUITS Introdution The point of biasing a iruit orretly is that the iruit operate in a desirable fashion on signals that enter the iruit. These signals are perturbations about the
More informationTexas Instruments Analog Design Contest
Texas Instruments Analog Design Contest Oregon State University Group 23 DL Paul Filithkin, Kevin Kemper, Mohsen Nasroullahi 1. Written desription of the projet Imagine a situation where a roboti limb
More information2011 IEEE. Reprinted, with permission, from David Dorrell, Design and comparison of 11 kv multilevel voltage source converters for local grid based
2 IEEE. Reprinted, with permission, from David Dorrell, Design and omparison of k multilevel voltage soure onverters for loal grid based renewable energy systems. IECON 2-37th Annual Conferene on IEEE
More informationAverage Current Mode Interleaved PFC Control
Freesale Semiondutor, n. oument Number: AN557 Appliation Note ev. 0, 0/06 Average Current Mode nterleaved PFC Control heory of operation and the Control oops design By: Petr Frgal. ntrodution Power Fator
More informationDigitally Demodulating Binary Phase Shift Keyed Data Signals
Digitally Demodulating Binary Phase Shift Keyed Signals Cornelis J. Kikkert, Craig Blakburn Eletrial and Computer Engineering James Cook University Townsville, Qld, Australia, 4811. E-mail: Keith.Kikkert@ju.edu.au,
More informationSensor Network with Data Transfer over Power Supply Wires
Sensor Network with Data Transfer over Power Supply Wires Vašek V., Dolinay J. and Dostálek P. Abstrat This artile desribes system whih allows reating sensor networks where sensors ommuniate with a entral
More informationConsidering Capacitive Component in the Current of the CSCT Compensator
Proeedings of the World Congress on Engineering and Computer Siene 8 WCECS 8, Otober - 4, 8, San Franiso, SA Considering Capaitive Component in the Current of the CSCT Compensator Mohammad Tavakoli Bina,
More informationIII. DESIGN OF CIRCUIT COMPONENTS
ISSN: 77-3754 ISO 900:008 ertified Volume, Issue 5, November 0 Design and Analysis of a MOS 0.7V ow Noise Amplifier for GPS Band Najeemulla Baig, handu DS, 3 Satyanarayana hanagala, 4 B.Satish,3 Assoiate
More informationEnhancing System-Wide Power Integrity in 3D ICs with Power Gating
Enhaning System-Wide Power Integrity in 3D ICs with Power Gating Hailang Wang and Emre Salman Department of Eletrial and Computer Engineering, Stony Brook University, Stony Brook, NY 794 USA E-mail: {hailang.wang,
More informationLOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM Karthik Reddy. G Department of Eletronis and Communiation Engineering, G. Pulla Reddy Engineering ollege, Kurnool, A.P, India karthik.reddy401@gmail.om
More informationPortable Marx Generator for Microplasma Applications
J. Plasma Fusion Res. SERIES, Vol. 8 (2009) Portable Marx Generator for Miroplasma Appliations T. UENO*, T. SAKUGAWA**, M. AKIYAMA**, T. NAMIHIRA**, S. KATSUKI** and H. AKIYAMA** *Department of Eletrial
More informationACTIVE VIBRATION CONTROL OF AN INTERMEDIATE MASS: VIBRATION ISOLATION IN SHIPS
ACTIVE VIBRATION CONTROL OF AN INTERMEDIATE MASS: VIBRATION ISOLATION IN SHIPS Xun Li, Ben S. Cazzolato and Colin H. Hansen Shool of Mehanial Engineering, University of Adelaide Adelaide SA 5005, Australia.
More informationA Digitally Controlled Oscillator for ADPLL Application. Wu Xiulong, Wang Faniu, Lin Zhiting, and Chen Junning
pplied Mehanis and Materials Online: 22--29 ISSN: 662-7482, Vols. 229-23, pp 55-58 doi:.428/www.sientifi.net/mm.229-23.55 22 Trans Teh ubliations, Switzerland Digitally Controlled Osillator for DLL ppliation
More informationCapacitor Voltage Control in a Cascaded Multilevel Inverter as a Static Var Generator
Capaitor Voltage Control in a Casaded Multilevel Inverter as a Stati Var Generator M. Li,J.N.Chiasson,L.M.Tolbert The University of Tennessee, ECE Department, Knoxville, USA Abstrat The widespread use
More informationSEMICONDUCTOR TECHNICAL DATA
SEMIONDUTOR TEHNIAL DATA The M4093B Shmitt trigger is onstruted with MOS P hannel and N hannel enhanement mode devies in a single monolithi struture. These devies find primary use where low power dissipation
More informationA New Broadband Microstrip-to-SIW Transition Using Parallel HMSIW
JOURNAL OF ELECTROMAGNETIC ENGINEERING AND SCIENCE, VOL. 12, NO. 2, 171~175, JUN. 2012 http://dx.doi.org/10.5515/jkiees.2012.12.2.171 ISSN 2234-8395 (Online) ISSN 2234-8409 (Print) A New Broadband Mirostrip-to-
More informationPerformance of Random Contention PRMA: A Protocol for Fixed Wireless Access
Int. J. Communiations, Network and System Sienes, 2011, 4, 417-423 doi:10.4236/ijns.2011.47049 Published Online July 2011 (http://www.sirp.org/journal/ijns) Performane of Random Contention PRMA: A Protool
More informationSilicon-on-insulator polarization splitting and rotating device for polarization diversity circuits
Downloaded from orbit.dtu.dk on: Ot 19, 2018 Silion-on-insulator polarization splitting and rotating devie for polarization diversity iruits Liu, Liu; Ding, Yunhong; Yvind, Kresten; Hvam, Jørn Marher Published
More informationA Quadrature Downconversion Autocorrelation Receiver Architecture for UWB
A Quadrature Downonversion Autoorrelation Reeiver Arhiteture for UWB Simon Lee, Sumit Bagga, Wouter A. Serdijn Eletronis Researh Laboratory, Faulty of Eletrial Engineering, Mathematis and Computer Siene
More informationDESIGN AND PERFORMANCE ANALYSIS OF BAND PASS IIR FILTER FOR SONAR APPLICATION
International Journal of Emerging Tehnologies and Engineering (IJETE) ISSN: 238 8 ICRTIET-21 Conferene Proeeding, 3 th -31 st August 21 11 DESIGN AND PERFORMANCE ANALYSIS OF BAND PASS IIR FILTER FOR SONAR
More informationDesign and Implementation of a 2-GHz Low-Power CMOS Receiver for WCDMA Applications
Design and Implementation of a 2-GHz Low-Power CMOS Reeiver for WCDMA Appliations Dennis Yee, David Sobel, Chinh Doan, Brian Limketkai, Johan Vanderhaegen, and Robert Brodersen Berkeley Wireless Researh
More informationREET Energy Conversion. 1 Electric Power System. Electric Power Systems
REET 2020 Energy Conversion 1 Eletri Power System Eletri Power Systems An Eletri Power System is a omplex network of eletrial omponents used to reliably generate, transmit and distribute eletri energy
More informationLocation Fingerprint Positioning Based on Interval-valued Data FCM Algorithm
Available online at www.sienediret.om Physis Proedia 5 (01 ) 1939 1946 01 International Conferene on Solid State Devies and Materials Siene Loation Fingerprint Positioning Based on Interval-valued Data
More information54. IWK Internationales Wissenschaftliches Kolloquium International Scientific Colloquium
07-10 September 2009 PROCEEDINGS 54. IWK Internationales Wissenshaftlihes Kolloquium International Sientifi Colloquium Information Tehnology and Eletrial Engineering - Devies and Systems, Materials and
More informationNew Approach in Gate-Level Glitch Modelling *
New Approah in Gate-Level Glith Modelling * Dirk Rae Wolfgang Neel Carl von Ossietzky University Oldenurg OFFIS FB 1 Department of Computer Siene Esherweg 2 D-26111 Oldenurg, Germany D-26121 Oldenurg,
More informationFinite-States Model Predictive Control with Increased Prediction Horizon for a 7-Level Cascade H-Bridge Multilevel STATCOM
Proeedings of The 2th World Multi-Conferene on Systemis, Cybernetis and Informatis (WMSCI 216) Finite-States Model Preditive Control with Inreased Predition Horizon for a 7-Level Casade H-Bridge Multilevel
More informationCA8120 Georgia Institute of Technology Office -of Contract Administration PROJECT CLOSEOUT - NOTICE. Page: 1 20-JUL :41
CA8120 Georgia Institute of Tehnology Offie -of Contrat Administration PROJECT CLOSEOUT - OTICE Page: 1 20-JUL-1998 13:41 Closeout otie Date 20-JUL-199I Projet umber E-21-J66 Doh Id 47324 Center umber
More informationTECHNICAL DEVELOPMENTS AND PRACTICAL EXPERIENCE IN LARGE SCALE INTRODUCTION OF ON-LINE PD DIAGNOSIS
ISBN 978-0-60-44584-9 Copyright 009 SAIEE, Innes House, Johannesburg TECHNICAL DEVELOPMENTS AND PRACTICAL EXPERIENCE IN LARGE SCALE INTRODUCTION OF ON-LINE PD DIAGNOSIS P.A.A.F. Wouters *, S. Mousavi Gargari,
More informationPower Efficient Transmission of Layered Video Through Wireless Relay Nodes
MERL A MITSUBISHI ELECTRIC RESEARCH LABORATORY http://www.merl.om Power Effiient Transmission of Layered Video Through Wireless lay Nodes Zafer Sahinoglu and Phil Orlik TR-2003-52 July 2003 Abstrat Effiay
More informationIEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 2, FEBRUARY
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 2, FEBRUARY 2004 195 A Global Interonnet Optimization Sheme for Nanometer Sale VLSI With Impliations for Lateny, Bandwidth, and Power Dissipation Man
More informationInterference mitigation by distributed beam forming optimization
English Interferene mitigation by distributed beam forming optimization Matthias Kashub, Christian M. Blankenhorn, Christian M. Mueller and Thomas Werthmann Abstrat Inter-ell interferene is a major issue
More informationRealization of AC-AC Converter Using Matrix Converter
World Applied Sienes Journal 29 (9): 1117-1122, 2014 ISSN 1818-4952 IDOSI Publiations, 2014 DOI: 10.5829/idosi.wasj.2014.29.09.1402 Realization of AC-AC Converter Using Matrix Converter S. Subha Bharath
More informationHierarchical Extreme-Voltage Stress Test of Analog CMOS ICs for Gate-Oxide Reliability Enhancement*
Hierarhial Extreme-Voltage Stress Test of Analog MOS Is for Gate-Oxide Reliability Enhanement* hin-long Wey Department of Eletrial Engineering National entral University hung-li, Taiwan lway@ee.nu.edu.tw
More information2. PRELIMINARY ANALYSIS
New Paradigm for Low-power, Variation-Tolerant Ciruit Synthesis Using Critial Path Isolation Swaroop Ghosh, Swarup Bhunia*, and, Kaushik Roy Shool of Eletrial and Computer Engineering, Purdue University,
More informationGAPPED ALTERNATE PHASED OPPOSITE DISPOSITION- PULSE WIDTH MODULATION CONTROL FOR MULTILEVEL INVERTERS
VOL. 9, NO. 4, APRIL 014 ISSN 1819-6608 006-014 Asian Researh Publishing Network (ARPN). All rights reserved. GAPPED ALTERNATE PHASED OPPOSITE DISPOSITION- PULSE WIDTH MODULATION CONTROL FOR MULTILEVEL
More informationMulti-Level DC/DC Power Conversion System with Multiple DC Sources Miaosen Shen
Multi-evel DC/DC Power Conversion System with Multiple DC Soures Miaosen Shen Siemens DO Automotive, miaosen.shen@siemens.om Fang Z. Peng Mihigan State University, fzpeng@egr.msu.edu eon M. Tolbert University
More informationADVANCE MITSUBISHI ELECTRIC CONTENTS. High Frequency and Optical Devices. Technical Reports. Sep / Vol Overview...
Sep. 29 / Vol. 127 MITSUBISHI ELECTRIC ADVANCE High Frequeny and Optial Devies Editorial-Chief Kiyoshi Takakuwa Editorial Advisors Chisato Kobayashi Kanae Ishida Makoto Egashira Koji Yasui Hiroaki Kawahi
More informationIntegration of PV based DG Source in AC Microgrid with Interconnection to Grid
Indian Journal of Siene and Tehnology, ol 8(3, DOI: 10.17485/ijst/015/v8i3/703, November 015 ISSN (Print : 0974-6846 ISSN (Online : 0974-5645 Integration of P based DG Soure in AC Mirogrid with Interonnetion
More informationECE 3600 Direct Current (DC) Motors A Stolp 12/5/15
rmature he rotating part (rotor) Field (Exitation) ECE 3600 Diret Current (DC) Motors Stolp 1/5/15 Provided by the stationary part of the motor (Stator) Permanent Magnet Winding Separately exited Parallel
More informationFigure 4.11: Double conversion FM receiver
74 4.8 FM Reeivers FM reeivers, like their AM ounterparts, are superheterodyne reeivers. Figure 4.11 shows a simplified blok diagram for a double onversion superheterodyne FM reeiver Figure 4.11: Double
More informationTop-Down Design of a xdsl 14-bit 4MSh ZA Modulator in Digital CMOS Technology
TopDown Design of a xdsl 14bit 4MSh ZA Modulator in Digital CMOS Tehnology R. del Rio, J.M. de la Rosa, E Medeiro, B. PCrezVerd6, and A. RodriguezVBzquez Instituto de Miroeletr6nia de Sevilla CNMCSIC Edifiio
More informationHelicon Resonator based Strong Magnetic Field Sensor
1.48/v148-11-9- MEASUREMENT SCIENCE REVIEW, Volume 11, No., 11 Helion Resonator based Strong Magneti Field Sensor. aurinavičius Department of Eletrial Engineering Vilnius Gediminas Tehnial University,
More informationA 24 GHz Band FM-CW Radar System for Detecting Closed Multiple Targets with Small Displacement
A 24 GHz Band FM-CW Radar System for Deteting Closed Multiple Targets with Small Displaement Kazuhiro Yamaguhi, Mitsumasa Saito, Takuya Akiyama, Tomohiro Kobayashi and Hideaki Matsue Tokyo University of
More informationDemonstration of Measurement Derived Model-Based Adaptive Wide-Area Damping Controller on Hardware Testbed USA. China USA
2, rue d Artois, F-758 PARIS CIGRE US National Committee http : //www.igre.org 25 Grid of the Future Symposium Demonstration of Measurement Derived Model-Based Adaptive Wide-Area Damping Controller on
More informationPhotovoltaic Based Dynamic Voltage Restorer with Outage Handling Capability Using PI Controller
Available online at www.sienediret.om Energy Proedia 12 (2011) 560 569 ICSGCE 2011: 27 30 September 2011, Chengdu, China Photovoltai Based Dynami Voltage Restorer with Outage Handling Capability Using
More informationCHAPTER 3 BER EVALUATION OF IEEE COMPLIANT WSN
CHAPTER 3 EVALUATIO OF IEEE 8.5.4 COMPLIAT WS 3. OVERVIEW Appliations of Wireless Sensor etworks (WSs) require long system lifetime, and effiient energy usage ([75], [76], [7]). Moreover, appliations an
More informationDesign Modification of Rogowski Coil for Current Measurement in Low Frequency
Design Modifiation of Rogowski Coil for Current Measurement in Low Frequeny M. Rezaee* and H. Heydari* Abstrat: The priniple objet of this paper is to offer a modified design of Rogowski oil based on its
More informationDispersion and Dispersion Slope Compensation of an Optical Delay Line Filter (DLF) based on Mach-Zehnder Interferometers
Dispersion and Dispersion Slope Compensation of an Optial Delay Line Filter (DLF) based on Mah-Zehnder Interferometers P.Pavithra 1, K.Karthika 2 1,2 Department of Eletronis and Communiation Engineering,
More informationEffect of Pulse Shaping on Autocorrelation Function of Barker and Frank Phase Codes
Columbia International Publishing Journal of Advaned Eletrial and Computer Engineering Researh Artile Effet of Pulse Shaping on Autoorrelation Funtion of Barker and Frank Phase Codes Praveen Ranganath
More informationMicro-Piezoelectric Head Technology of Color Inkjet Printer
DPP2: International Conferene on Digital Prodution Printing and Industrial Appliations Miro-Piezoeletri Head Tehnology of Color Inkjet Printer Takao Mimura & Shinri Sakai SEIKO EPSON Corporation Shiojiri-shi,
More informationDECENTRALIZED BEAMFORMING FOR MASSIVE MU-MIMO ON A GPU CLUSTER
DECENTRALIZED BEAMFORMING FOR MASSIVE MU-MIMO ON A GPU CLUSTER Kaipeng Li 1, Rishi Sharan 2, Yujun Chen 1, Joseph R. Cavallaro 1, Tom Goldstein 3, and Christoph Studer 2 1 Department of Eletrial and Computer
More informationOverview and Comparison of Grid Harmonics and Conducted EMI Standards for LV Converters Connected to the MV Distribution System
2012 Mesago PCIM GmbH Proeedings of the first Power Eletronis South Ameria 2012 Conferene and Exhibition (PCIM 2012), South Ameria, Saõ Paulo, Brazil, September 11-13, 2012 Overview and Comparison of Grid
More informationA Fast and Energy Efficient Radix-8 Booth Multiplier using Brent kung Parallel prefix Adder
International Journal of Eletrial Eletronis Computers & Mehanial Engineering (IJEECM) ISSN: 2278-2808 Volume 5 Issue 2 ǁ Feb. 2017 IJEECM journal of Eletronis and ommuniation Engineering (ijeem-je) A Fast
More informationA High Frequency Battery Model for Current Ripple Analysis
A High Frequeny Battery Model for Current Ripple Analysis Jin Wang* Ke Zou Departent of Eletrial and Coputer Engineering The Ohio State University Colubus, OH, USA *Wang@ee.osu.edu Chinghi Chen* Lihua
More informationEfficient FIR Filter Architectures Suitable for FPGA Implementation
Effiient FIR Filter Arhiteture Suitable for FPGA Implementation Joeph B. Evan Teleommuniation & Information Siene Laboratory epartment of Eletrial & Computer Engineering Univerity of Kana Lawrene, KS 6645-8
More informationFully Joint Diversity Combining, Adaptive Modulation, and Power Control
Fully Joint Diversity Combining, Adaptive Modulation, and Power Control Zied Bouida, Khalid A. Qaraqe, and Mohamed-Slim Alouini Dept. of Eletrial and Computer Eng. Texas A&M University at Qatar Eduation
More informationReprint from IASTED International Conference on Signal and Image Processing (SIP 99). Nassau, Bahamas, October, 1999.
Reprint from IASTED International Conferene on Signal and Image Proessing (SIP 99). Nassau, Bahamas, Otober, 1999. 1 Filter Networks Mats Andersson Johan Wiklund Hans Knutsson Computer Vision Laboratory,
More informationPrediction Method for Channel Quality Indicator in LEO mobile Satellite Communications
Predition Method for Channel Quality Indiator in LEO mobile Satellite Communiations Yadan Zheng *, Mingke Dong *, Wei Zheng *, Ye Jin *, Jianjun Wu * * Institution of Advaned Communiations, Peking University,
More informationFlexible Folded FIR Filter Architecture
Flexible Folded FIR Filter Arhiteture I. Milentijevi, V. Ciri, O. Vojinovi Abstrat - Configurable folded bit-plane arhiteture for FIR filtering that allows programming of both number of taps and oeffiient
More informationMetrol. Meas. Syst., Vol. XVIII (2011), No. 2, pp METROLOGY AND MEASUREMENT SYSTEMS. Index , ISSN
METROLOGY AND MEASUREMENT SYSTEMS Index 330930, ISSN 0860-8229 www.metrology.pg.gda.pl DAC TESTING USING MODULATED SIGNALS Pavel Fexa, Josef Vedral, Jakub Svatoš CTU Prague, Faulty of Eletrial Engineering
More informationAnalysis and Design of an UWB Band pass Filter with Improved Upper Stop band Performances
Analysis and Design of an UWB Band pass Filter with Improved Upper Stop band Performanes Nadia Benabdallah, 1 Nasreddine Benahmed, 2 Fethi Tari Bendimerad 3 1 Department of Physis, Preparatory Shool of
More informationThe Implement of Hydraulic Control System for Large- Scale Railway Maintenance Equipment Based on PLC
Sensors & Transduers 2014 by IFSA Publishing, S. L. http://www.sensorsportal.om The Implement of Hydrauli Control System for Large- Sale Railway Maintenane Equipment Based on PLC Junfu YU, * Hairui WANG
More informationA Novel Small-Signal Knowledge-Based Neural Network Modeling Approach for Packaged Transistors
SR Journal o Eletrial and Eletronis Engineering (SR-JEEE) e-ssn: 78-676,p-SSN: -, Volume, ssue 5 Ver. (Sep. t. 8), PP 4-45 www.iosrjournals.org A Novel Small-Signal Knowledge-Based Neural Network Modeling
More informationPublished in: Proceedings of the 3rd International Meeting on Low Frequency Noise and Vibration, London, September 12-13, 1985
Aalborg Universitet Annoyane from audible infrasound Møller, Henrik Published in: Proeedings of the 3rd International Meeting on Low Frequeny Noise and Vibration, London, September 12-13, 1985 Publiation
More informationComparison of OFDM Radar and Chirp Sequence Radar
Comparison of OFDM Radar and Chirp Sequene Radar Johannes Fink, Friedrih K. Jondral Communiations Engineering Lab, Karlsruhe Institute of Tehnology Karlsruhe, GERMANY {Johannes.Fink, Friedrih.Jondral}@kit.edu
More informationReconfigurable three-phase SPWM implementation on DE2 FPGA
Ahmed BELKHEIRI 1,2, Said AOUGHELLANET 1, Mohammed BELKHEIRI 2 Department of Eletroni Engineering, University of Elhadj Lakhdar, Batna 05000, Algeria(1), Laboratoire de Téléommuniations, Signaux et Systèms,
More informationModule 5 Carrier Modulation. Version 2 ECE IIT, Kharagpur
Module 5 Carrier Modulation Version ECE II, Kharagpur Lesson 5 Quaternary Phase Shift Keying (QPSK) Modulation Version ECE II, Kharagpur After reading this lesson, you will learn about Quaternary Phase
More informationGenerating 4-Level and Multitone FSK Using a Quadrature Modulator
Generating 4-Level and Multitone FSK Using a Quadrature Modulator Page 1 of 9 Generating 4-Level and Multitone FSK Using a Quadrature Modulator by In a reent olumn (lik on the Arhives botton at the top
More informationSimulator Based Simplified Design Approach of a CMOS 2-Stage Opamp
IASIT International Journal of Engineering and Tehnology, Vol. 4, No. 6, Deember 2012 Simulator Based Simplified Design Approah of a MOS 2-Stage Opamp Ashis Kumar Mal, Abirjyoti Mondal, Om Prakash Hari,
More informationA Robust Image Restoration by Using Dark channel Removal Method
Volume 6, Issue 3, Marh 2017, ISSN: 2278 1323 A Robust Image Restoration by Using Dark hannel Removal Method Ankit Jain 1 (MTeh. sholar), Prof. Mahima Jain 2 Department Of Computer Siene And Engineering,
More informationA Zero-Error Source Coding Solution to the Russian Cards Problem
A Zero-Error Soure Coding Solution to the Russian Cards Problem ESTEBAN LANDERRECHE Institute of Logi, Language and Computation January 24, 2017 Abstrat In the Russian Cards problem, Alie wants to ommuniate
More informationMultilevel PWM Waveform Decomposition and Phase-Shifted Carrier Technique
Multilevel PWM Waveform Deomposition and Phase-Shifted Carrier Tehnique R. Naderi* and A. Rahmati* Abstrat: Multilevel PWM waveforms an be deomposed into several multilevel PWM omponents. Phase-shifted
More informationPerformance Analysis of Compensated CIC Filter in Efficient Computing Using Signed Digit Number System
International Journal of Eletronis Engineering, 3 (2), 2011, pp. 323 329 Serials Publiations, ISSN : 0973-7383 Performane Analysis of Compensated CIC Filter in Effiient Computing Using Signed Digit Number
More informationAalborg Universitet. Published in: I E E E Journal of Photovoltaics. DOI (link to publication from Publisher): /JPHOTOV.2012.
Aalborg Universitet A New Tehnique for Traking the Global Maximum ower oint of V Arrays Operating Under artial-shading Conditions Koutroulis, Eftihios ; Blaabjerg, Frede ublished in: I E E E Journal of
More informationModeling and Simulation of Unified Power Quality Conditioner (UPQC)
International Journal of Engineering and dvaned Tehnology (IJET) ISSN: 49 8958, Volume3 Issue6, ugust 04 Modeling and Simulation of Unified Power Quality onditioner (UPQ) Manoj D. Kharad, Naveen Kumar
More informationPLEASE DO NOT REMOVE THIS PAGE
Thank you for downloading this doument from the RMIT Researh Repository. The RMIT Researh Repository is an open aess database showasing the researh outputs of RMIT University researhers. RMIT Researh Repository:
More informationA Dual-Threshold ATI-SAR Approach for Detecting Slow Moving Targets
A Dual-Threshold ATI-SAR Approah for Deteting Slow Moving Targets Yuhong Zhang, Ph. D., Stiefvater Consultants Abdelhak Hajjari, Ph. D. Researh Assoiates for Defense Conversion In. Kyungjung Kim, Ph. D.,
More informationThe Design of a Spatial Diversity Model to Mitigate Narrowband and Broadband Interference in DSSS Ad Hoc Networks
The Design of a Spatial Diversity Model to Mitigate Narrowband and Broadband Interferene in DSSS Ad Ho Networks Sonia Furman, and Mario Gerla University of California, Los Angeles Abstrat Spatial diversity
More information32.2. Categories and Subject Descriptors B.7 INTEGRATED CIRCUITS B.7.1 Types and Design Styles Microprocessors and microcomputers, VLSI.
32.2 Total Power Optimization By Simultaneous Dual-Vt Alloation and Devie Sizing in High Performane Miroproessors Tanay Karnik, Yiin Ye, James Tshanz, Liqiong Wei, Steven Burns, Venkatesh Govindarajulu,
More informationModular Measurement System for Strain Gauge Sensor Evaluation
INTENATIONAL JOUNAL OF MECHANICS Modular Measurement System for Strain Gauge Sensor Evaluation Petr Dostálek, Jan Dolinay and Vladimír Vašek Abstrat Proess measurement is one of the most important tasks
More informationROBUST ESTIMATION AND ADAPTIVE CONTROLLER TUNING FOR VARIANCE MINIMIZATION IN SERVO SYSTEMS
009 JSME-IIP/ASME-ISPS Joint Conferene on Miromehatronis for Information and Preision Equipment (MIPE 009) June 7-0, 009, Tsukuba International Congress Center, Ibaraki, Japan ROBUST ESTIMATIO AD ADAPTIVE
More informationA Study on The Performance of Multiple-beam Antenna Satellite Receiving System Dezhi Li, Bo Zeng, Qun Wu*
16 nd International Conferene on Mehanial, Eletroni and Information Tehnology Engineering (ICMITE 16) ISBN: 978-1-6595-34-3 A Study on The Performane of Multiple-beam Antenna Satellite Reeiving System
More informationDesign and Implementation of MCU using wireless communication Based Wi-Fi and GPRS
International Journal of Researh (IJR) e-issn: 2348-6848, p- ISSN: 2348-795X Volume 2, Issue 12, Deember 2015 Available at http://internationaljournalofresearh.org Design and Implementation of MCU using
More informationSensitivity of the Random Demodulation Framework to Filter Tolerances Pankiewicz, Pawel Jerzy; Arildsen, Thomas; Larsen, Torben
Aalborg Universitet Sensitivity of the Random Demodulation Framework to Filter Toleranes Pankiewiz, Pawel Jerzy; Arildsen, Thomas; Larsen, Torben Published in: Proeedings of the European Signal Proessing
More informationA compact dual-band bandpass filter using triple-mode stub-loaded resonators and outer-folding open-loop resonators
Indian Journal of Engineering & Materials Sienes Vol. 24, February 2017, pp. 13-17 A ompat dual-band bandpass filter using triple-mode stub-loaded resonators and outer-folding open-loop resonators Ming-Qing
More informationDevelopment of FM-CW Radar System for Detecting Closed Multiple Targets and Its Application in Actual Scenes
XX by the authors; liensee RonPub, Lübek, Germany. This artile is an open aess artile distributed under the terms and onditions of the Creative Commons Attribution liense (http://reativeommons.org/lienses/by/3./).
More informationTHERMAL STABILITY AND IV CHARACTERISTICS OF IN-SITU EPITAXIAL AL ON GaAs P-HEMT GROWN BY SOLID SOURCE MBE.
THERMAL STABILITY AND IV CHARACTERISTICS OF IN-SITU EPITAXIAL AL ON GaAs P-HEMT GROWN BY SOLID SOURCE MBE. Azlan Abdul Aziz Solid State Semiondutor Group, Shool ofphysis, Universiti Sains Malaysia, 11800
More information1 a 7 b 21 c 6 m d blue e car
Cambridge Essentials Mathematis Core 7 S1.1 Answers S1.1 Answers 1 a 7 b 21 6 m d blue e ar 2 a 2 b 0 3 a 120 b Pizza 4 a Table 1 Number of people in vehile 1 2 3 4 More than 4 Number of vehiles 12 28
More informationI lllll llllllll Ill lllll lllll lllll lllll lllll
(12) United States Patent Dugger et al. lllll llllllll ll lllll lllll lllll lllll lllll 111111111111111111111111111111111 US689897B2 (1) Patent o.: US 6,898,97 B2 (45) Date of Patent: May 24, 25 (54) FLOATG-GATE
More informationVoltage collapse in low-power low-input voltage converters - A critical comparison
Proeedgs of the 6th WSEAS/IASME Int. Conf. on Eletri Power Systems, High oltages, Eletri Mahes, Tenerife, Spa, Deember 6-8, 006 334 oltage ollapse low-power low-put voltage onverters - A ritial omparison
More informationData Sheet of CT3258
Data Sheet of CT3258 Version: 1.0 Date: 2015/01/14 Copy Rights 2015, Wuxi Siomm Communiation Tehnologies, In & Celetra, In Change History Version Date Change Desriptions Author 1.0 2015/01/14 Initial version
More informationEFFICIENT IIR NOTCH FILTER DESIGN VIA MULTIRATE FILTERING TARGETED AT HARMONIC DISTURBANCE REJECTION
EFFICIENT IIR NOTCH FILTER DESIGN VIA MULTIRATE FILTERING TARGETED AT HARMONIC DISTURBANCE REJECTION Control Systems Tehnology group Tehnishe Universiteit Eindhoven Eindhoven, The Netherlands Dennis Bruijnen,
More informationSimulation of Enhanced Ring Resonator with PZT for Microwave Gyroscope Application
Simulation of Enhaned Ring Resonator with PZT for Mirowave Gyrosope Appliation Sandeep Kommineni 1, Swarna Bai Arniker 2, and Rambabu Kammili 3 1 M.Teh Student, Shool of Eletronis Engineering, Vellore
More informationIn the system, however, after the 350 ~s risetime of the pulse to ~10 MA, either cables or cable adaptors experience failures at approximately 10C kv.
PERFORMANCE OF THE LAGUNA PULSED POWER SYSTEM* J. H. Goforth, R. S. Caird, C. M. Fowler, A. E. Greene, H. W. Kruse, I. R. Lindemuth, H. Oona, and R. E. Reinovsky Los Alamos National Laboratory Los Alamos,
More informationDevelopment of A Steerable Stereophonic Parametric Loudspeaker
Development of A Steerable Stereophoni Parametri Loudspeaker Chuang Shi, Hideyuki Nomura, Tomoo Kamakura, and Woon-Seng Gan Department of Eletrial and Eletroni Engineering, Kansai University, Osaka, Japan
More informationand division (stretch).
Filterg AC signals Topi areas Eletrial and eletroni engeerg: AC Theory. Resistane, reatane and impedane. Potential divider an AC iruit. Low pass and high pass filters. Mathematis: etor addition. Trigonometry.
More informationProton Damage in LEDs with Wavelengths Above the Silicon Wavelength Cutoff
Proton Damage in EDs with Wavelengths Above the Silion Wavelength Cutoff Heidi N. Beker and Allan H. Johnston Jet Propulsion aboratory California Institute of Tehnology Pasadena, Califomia Abstrat Proton
More informationArduino Nixie Clock Classic Revision 4 Construction Manual
Arduino Nixie Clok Classi Revision 4 Constrution Manual ClassiNixieClokConstrutionManual About this doument This is the onstrution manual for the Classi Nixie Clok. It overs how to build the lok shown
More informationMathematical Approach of Array Waveguide Grating in Dense Wavelength Division Multiplexing & Demultiplexing
ISSNOnline: 0-980 ISSN Print: 0-9798 ternational Journal of novative Researh in Computer and Communiation Engineering An ISO 97: 007 Certified Organization Vol., Issue, November 05 Mathematial Approah
More information