Evolutionary Electronics
|
|
- Stuart McCoy
- 5 years ago
- Views:
Transcription
1 Evolutionary Electronics 1
2 Introduction Evolutionary Electronics (EE) is defined as the application of evolutionary techniques to the design (synthesis) of electronic circuits Evolutionary algorithm (schematic) Evolution of the parameters (sizing) given a fixed circuit topology Evolution of both parameters and circuit topology Placement and routing of the devices that compose the circuit Electronic Circuit (physical layout) 2
3 Motivation: why Evolutionary Electronics? Complex and performing electronic circuits are required with which the traditional design techniques cannot cope efficiently and thus produce a waste of resources Some design problems are poorly specified in the sense that the functionality is not defined in terms of a precise input/output relationship but still a global performance can be measured easily The state of advancement of electronic technology permits the exploitation of the virtues of evolutionary methods (waiting for the coming of age of nanotechnologies ) Evolutionary electronics provides an illustration of many aspects that are relevant in the real-world application of evolutionary methods 3
4 Electronic and Biological Devices emitter base collector the fundamental elements of information processing in electronic and genetic systems are strikingly similar [Simpson et al., Proc. IEEE, May 2004] energy unpolarized base energy uncatalyzed polarized base emitter base collector catalyzed substrate transition comp. product 4
5 Electronic and Biological Networks the analysis, modeling, and simulation of natural and synthetic genetic circuits, often proceed in a manner similar to that used for electronic systems.. the expertise and skills contained within electrical and computer engineering disciplines apply not only to design within biological systems, but also to the development of a deeper understanding of biological functionality. It is possible that new strategies for engineered system design may emerge from this examination of natural gene circuit architectures. [Simpson et al., Proc. IEEE, May 2004] 5
6 How Evolutionary Electronics works 1. A genetic representation is defined for the electronic circuits of interest 2. A set of objectives is defined in terms of functionality and performances of the desired circuit 3. An initial population (collection of individuals) is generated 4. The genome of each individual in the population is decoded into a circuit 5. The functionality and performances of the circuit are evaluated and the result is used to enforce a selection policy 6. The selected individuals are reproduced and the genetic operators are applied to obtain a new population Until the objectives are met or some stopping criterion (time, computational resources ) is fulfilled 6
7 Extrinsic vs. Intrinsic evolution The behavior of an electronic circuit can be estimated using a circuit simulator In extrinsic evolutionary design: each circuit is simulated to assess its performance V1 5V Vin 1 C1 2 10nF 3 R1 270kΩ 0 4 R2 1kΩ C2 100nF 5 Q1 2N2222 R3 1kΩ Vout The structure of the circuit can be almost arbitrary The circuit is virtual and cannot be damaged The simulated models are only approximations voltage (V) Vin Vout time (ms) * SPICE simulation example * circuit description: C n C n R k R k R k Q Q2N2222 V Vdc * input signal: Vin 2 0 SIN k * simulator directives:.tran 0 3.5ms ms.OPTIONS TEMP=25 * device models:.model Q2N2222 NPN + IS 14.3E-15 BF 256 NF 1 + VAF 74 IKF 0.28 ISE 14.3E-15 + NE 1.3 BR 6.1 NR 1 RB 10 RC 1 + CJE 22.0E-12 MJE CJC 7.3E-12 MJC TF 411E-12 XTF 3 VTF ITF 0.6 TR 46.9E-09 XT B 1.5.END 7
8 Extrinsic vs. Intrinsic evolution The existence of reconfigurable devices opens the way to the possibility of performing evolution directly in hardware In intrinsic evolutionary design: each circuit is physically implemented and tested The evaluation is done using real devices (no approximations) There are some constraints on the circuit structure The results can depend on the physical device used for the evolution... cell connections input/output circuitry... The evolutionary setting can be defined so as to produce an adaptation during the operating life of the circuit (e.g., to obtain fault tolerance) 8
9 Analog vs. Digital circuit evolution Analog signals Digital signals amplitude amplitude clock Analog circuit 1 time Digital circuit time V1 5V Vin C1 2 10nF 3 R1 270kΩ 0 4 R2 1kΩ C2 100nF 5 Q1 2N2222 R3 1kΩ Vout Functionality determined by connectivity and circuit parameters Mostly continuous search space Functionality determined mostly by connectivity; few circuit parameters Discontinuous search space 9
10 Conventional digital design Basic building blocks at various levels (silicon, transistor, gate, functional) Combinational and sequential circuits Objectives specified in terms of truth tables, state machines, hardware description languages (HDL ) There exist systematic techniques for combinational and sequential design which typically combine building blocks There is a large variety of commercial reconfigurable (programmable) devices 10
11 Conventional analog design Basic building blocks at various levels (silicon, transistor, functional) There are fewer analog than digital high-level standard building blocks Multiple objectives specified in terms of I/O transfer functions, power consumption, noise, operating voltage ranges No systematic methodologies for analog design. The creativity, intuition, experience of the designer is required to obtain state-of-the-art performance. Analog design is still an art rather than a science There are few commercial analog reconfigurable devices 11
12 The role of abstraction Abstraction is the process of disregarding some aspect of a system focusing on a subset of its actual properties Abstraction is important in human design since it reduces the number of elements that must be taken into account simultaneously The drawback ( cost of abstraction or abstraction-efficiency tradeoff ) is the less efficient use of the available resources since some system configurations are no longer considered Artificial evolution can proceed with different abstractions and explore parts of the design space that are not accessible to a human designer Space of all electronic circuits New design principles can be discovered by Current space of evolutionary designs analyzing the workings of evolved circuits Current space of conventional designs 12
13 The Story of the P2 13
14 Evolutionary digital design 14
15 At a glance Digital evolutionary design is mostly combinational Circuits are typically encoded as binary strings. The string is the chromosome used by evolutionary algorithms The most common genetic representations are Schematic-based: the genome contains a description of a schematic, for example the functionality of circuit elements and the interconnections between those elements Truth table-based: the content of the truth table is evolved. The genotype contains the outputs of the circuit for = each possible input. Configuration bits-based: the evolution is performed on a reconfigurable component whose functionality is defined by configuration bits. The genome is composed directly by those configuration bits Fitness typically depends on the number of correct I/O relations or on the definition of a global measure of performance 15
16 Reconfigurable digital devices I Programmable components that can implement a user specified digital circuits. Programmability is achieved with configuration bits that are downloaded to the component and which represent how logic gates are wired up inside of it. Programmable Array Logic (PAL) Used to compute sum-of-product terms Permits the specification of the connection between the inputs and the product lines In0 In1 Out0 = In0 In1 + + In0 In1 + Out1 = Out2 = Out0 Out1 (Note for the laboratory: obtaining outputs fixed at 0 or 1) 16
17 Reconfigurable digital devices II Programmable Logic Array (PLA) used to compute sum-of-product terms permits the specification of the connection between the inputs and the product lines and between the product outputs and the sum lines PAL PLA Custom reconfigurable digital devices Many kinds (e.g. POEtic Circuit, especially designed for evolutionary applications) 17
18 Reconfigurable digital devices III Field Programmable Gate Array (FPG A) Device composed of an array of programmable functional blocks (cells) Typically each cell can generate arbitrary combinational functions of a few number of inputs and includes some memory elements Includes a large reconfigurable network of interconnections between the cells The functionality of the cells and the interconnections are described by configuration bits whose configuration is downloaded into the chip Example: the XC 6200 family of FPGAs from Xilinx, which is often used for EE applications since the specification of the configuration bits is available and no configuration can damage the chip (this permits unconstrained evolution) MUX E S N S E W N S W F MUX S E W F MUX N S E W MUX Func. Unit MUX N E W F MUX N S E F N S E W N MUX W 18
19 M Example: Evolution of a robot controller Obstacle detectors Sensors encoder detector of direction PLA M [Keymeulen et al., 1998] The goal is the evolution of a controller for robot navigation The robot is put in a square arena with obstacles that do not allow free navigation but let the robot see the target (X) motor decoder A PLA connects the obstacle and target detectors to a decoder that drives the wheel motors The configuration bits of the PLA constitute the genome The fitness represents the progress from 64 predefined starting positions to the target 19
20 Example: Evolution of arithmetic circuits: Cartesian Genetic Programming [Miller et al., 2000] Genetic representation: The outputs of the functional cells are sequentially numbered For each cell a few bits encode the connections of the inputs and the block function Feedback loops are avoided (evolution is constrained) Among the results, standard circuits such as adders with unconventional topologies or less gates than the smaller hand-designed circuit for the same function Conventional two-bit multiplier Evolved two-bit multiplier 20
21 Example: Evolution of arithmetic circuits II [Miller et al., 2000] Conventional three-bit multiplier (24 two-input gates + two multiplexers) Evolved three-bit multiplier (24 two-input gates) 21
22 Example: unconstrained evolution [Thompson et al., 1999] The goal is to discriminate between two frequencies (1KHz/10KHz) using 100 cells of a Xilinx XC 6200 FPGA The genome is constituted by the 1800 configuration bits of the cells, which specify the connectivity and functionality of the cell The input and output lines are predefined No external clock is provided to the cells No constraints are imposed to the topology (feedback loops allowed) The circuits are tested on bursts of the two kinds of signals 22
23 Unconstrained evolution: Results [Thompson et al., 1999] Evolved circuit Functional part Generations Functional part as digital circuit The evolved circuit is very compact It uses internal dynamics (feedback loops), physical characteristics (gate propagation time), and electromagnetic interactions not contemplated by the conventional design approach The experimenters could not understand how the circuit achieves its functionality The solution is sensitive to environmental conditions and to changes of the physical device 23
24 Evolutionary analog design 24
25 At a glance Analog circuit evolution imposes less constraints, allows more interactions and has more evolutionary potential than the evolution of digital circuits The absence of systematic analog design methodologies increases the interest in automatic synthesis solutions Analog design is intrinsically multi-objective (multi-objective evolutionary algorithms) Some possible genetic representations are Configuration bits-based: the genome is composed directly by those configuration bits of the reconfigurable component Schematic-based: the genome contains a description of a schematic, for example the functionality of circuit elements and the interconnections between those elements Tree-based: the genome is a tree structure which defines a construction process for the circuit, starting from an elementary circuit ( embryo + test fixture) Sequence matching-based: the interaction between the devices is implicitly defined by the genome in terms of sequence matching 25
26 Reconfigurable analog devices I Field Programmable Analog Array (FPAA) Device composed of an array of programmable functional blocks (cells). Typically each cell is built around an operational amplifier It can be used to implement filters, oscillators, amplifiers, comparators The functionality of the cells and the interconnections are described by configuration bits whose configuration is downloaded into the chip Example: The AN10E40 FPAA from Anadigm. It is composed by a 5x4 array of blocks containing an operational amplifier with programmable interconnections and on-chip programmable resistors and capacitors. FPAA array of configurable analog blocks (CAB) Detail of the analog block 26
27 Reconfigurable analog devices II Evolvable Motherboard (EM) The EM is an array of programmable analog switches External discrete components are connected to the matrix with daughterboards. The genetic representation corresponds to the configuration of the switches (1 bit per switch) The components can be of any type: low-level components (e.g. transistors) for fine-grained evolution, or high-level components (e.g. amplifiers, logic gates) for coarse grained evolution. Example: Evolution of an inverter with bipolar transistors Evolved circuit Fitness generations 27
28 Schematic-based representation The experimenter defines the kinds of electronic devices that can appear in the evolved circuit Each gene represents a device and specifies its parameters and connectivity All the components and connections must be explicitly represented in the genome The genetic representation can produce dangling components that must be removed before simulation 28
29 Tree-based representation (Genetic Programming - GP) The experimenter defines the kinds of electronic devices that can appear in the evolved circuit The experimenter defines set of circuit-modifying operations that alter the topology and parameters of the circuit The genome represents a program of circuit development The development starts from an embryo that contains the fixed sources and loads for the evolved circuit 29
30 Sequence matching-based representation (Analog Genetic Encoding AGE) The experimenter defines the kinds of electronic devices that can appear in the evolved circuit Each gene represents a device and specifies sequences of characters associated with its terminals and parameters The interactions (determined by the resistors) are implicitly defined by the device interaction map f, rather than explicitly represented in the genome Sources and loads are assigned as a fixed circuit The genetic representation can produce dangling components that must be removed before simulation 30
31 Example: evolution of a Gaussian function generator The goal is the evolution of a circuit that produces an output current that is a Gaussian function of a variable input voltage Sequence matching-based (AGE) Tree-based (GP) I/O behavior Evolved circuit 31
32 Further issues 32
33 Design Verification A designed circuit must be robust and perform correctly within a given operational envelope defined by the combined range of all the expected operational conditions and parameter values (power supply voltages, environment temperature, device variability and aging ) Conventional design comes equipped with verification techniques The evolutionary process Tends to take into account only the conditions in which the fitness is evaluated Can produce non conventional circuits that are difficult to understand and to verify with conventional techniques Therefore, in the use of evolutionary electronics The definition of the fitness must involve and extensive sampling of the operational envelope The evolved circuit must be tested to assess its generalization properties The possibility of including online adaptive potential must be considered 33
34 Summing up Evolutionary electronics illustrates many issues of the real-world application of artificial evolutionary techniques, for example Evolution can be performed in simulation or on the actual physical system The synthesis of an system can be done in the absence of a complete specification and with minimal human intervention in the design process The synthesis via evolution can achieve better use of resource relatively to a conventional design process The evolutionary process can discover new system configurations Evolutionary electronics can be applied in contexts where systematic methodologies of conventional design do not exist Real-world evolutionary synthesis typically has multiple objectives We must keep in mind the important issue of design verification 34
Lecture 1. Tinoosh Mohsenin
Lecture 1 Tinoosh Mohsenin Today Administrative items Syllabus and course overview Digital systems and optimization overview 2 Course Communication Email Urgent announcements Web page http://www.csee.umbc.edu/~tinoosh/cmpe650/
More informationDesign Methods for Polymorphic Digital Circuits
Design Methods for Polymorphic Digital Circuits Lukáš Sekanina Faculty of Information Technology, Brno University of Technology Božetěchova 2, 612 66 Brno, Czech Republic sekanina@fit.vutbr.cz Abstract.
More informationDIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N
DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic CONTENTS PART I: THE FABRICS Chapter 1: Introduction (32 pages) 1.1 A Historical
More informationIntrinsic Evolution of Analog Circuits on a Programmable Analog Multiplexer Array
Intrinsic Evolution of Analog Circuits on a Programmable Analog Multiplexer Array José Franco M. Amaral 1, Jorge Luís M. Amaral 1, Cristina C. Santini 2, Marco A.C. Pacheco 2, Ricardo Tanscheit 2, and
More informationAlternate Class AB Amplifier Design
L - Alternate Class AB Amplifier Design.., This Class AB amplifier (Figure 1) has an integral common emitter bipolar amplifier (see Q4). The CE amplifier replaces the bipolar main amplifier in the previous
More informationL - Alternate Class AB Amplifier Design.., This Class AB amplifier (Figure 1) has an integral common emitter bipolar amplifier (see Q4). The CE amplifier replaces the bipolar main amplifier in the previous
More informationIntelligent Systems Group Department of Electronics. An Evolvable, Field-Programmable Full Custom Analogue Transistor Array (FPTA)
Department of Electronics n Evolvable, Field-Programmable Full Custom nalogue Transistor rray (FPT) Outline What`s Behind nalog? Evolution Substrate custom made configurable transistor array (FPT) Ways
More informationCo-evolution for Communication: An EHW Approach
Journal of Universal Computer Science, vol. 13, no. 9 (2007), 1300-1308 submitted: 12/6/06, accepted: 24/10/06, appeared: 28/9/07 J.UCS Co-evolution for Communication: An EHW Approach Yasser Baleghi Damavandi,
More informationA Flexible Model of a CMOS Field Programmable Transistor Array Targeted for Hardware Evolution
A Flexible Model of a CMOS Field Programmable Transistor Array Targeted for Hardware Evolution Ricardo Salem Zebulum Adrian Stoica Didier Keymeulen Jet Propulsion Laboratory California Institute of Technology
More informationAdvanced FPGA Design. Tinoosh Mohsenin CMPE 491/691 Spring 2012
Advanced FPGA Design Tinoosh Mohsenin CMPE 491/691 Spring 2012 Today Administrative items Syllabus and course overview Digital signal processing overview 2 Course Communication Email Urgent announcements
More informationAn Evolutionary Approach to the Synthesis of Combinational Circuits
An Evolutionary Approach to the Synthesis of Combinational Circuits Cecília Reis Institute of Engineering of Porto Polytechnic Institute of Porto Rua Dr. António Bernardino de Almeida, 4200-072 Porto Portugal
More informationHigh Frequency Amplifiers
EECS 142 Laboratory #3 High Frequency Amplifiers A. M. Niknejad Berkeley Wireless Research Center University of California, Berkeley 2108 Allston Way, Suite 200 Berkeley, CA 94704-1302 October 27, 2008
More informationHardware Evolution. What is Hardware Evolution? Where is Hardware Evolution? 4C57/GI06 Evolutionary Systems. Tim Gordon
Hardware Evolution 4C57/GI6 Evolutionary Systems Tim Gordon What is Hardware Evolution? The application of evolutionary techniques to hardware design and synthesis It is NOT just hardware implementation
More informationEC 1354-Principles of VLSI Design
EC 1354-Principles of VLSI Design UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY PART-A 1. What are the four generations of integrated circuits? 2. Give the advantages of IC. 3. Give the variety of
More informationApplication Note No. 014
Application Note, Rev. 2.0, Nov. 2006 Application Note No. 014 Application Considerations for the Integrated Bias Control Circuits BCR400R and BCR400W RF & Protection Devices Edition 2006-11-23 Published
More informationYet, many signal processing systems require both digital and analog circuits. To enable
Introduction Field-Programmable Gate Arrays (FPGAs) have been a superb solution for rapid and reliable prototyping of digital logic systems at low cost for more than twenty years. Yet, many signal processing
More informationPE713 FPGA Based System Design
PE713 FPGA Based System Design Why VLSI? Dept. of EEE, Amrita School of Engineering Why ICs? Dept. of EEE, Amrita School of Engineering IC Classification ANALOG (OR LINEAR) ICs produce, amplify, or respond
More informationEvolving Digital Logic Circuits on Xilinx 6000 Family FPGAs
Evolving Digital Logic Circuits on Xilinx 6000 Family FPGAs T. C. Fogarty 1, J. F. Miller 1, P. Thomson 1 1 Department of Computer Studies Napier University, 219 Colinton Road, Edinburgh t.fogarty@dcs.napier.ac.uk
More informationBGB420, Aug BGB420. Active Biased Transistor MMIC. Wireless Silicon Discretes. Never stop thinking.
, Aug. 2001 BGB420 Active Biased Transistor MMIC Wireless Silicon Discretes Never stop thinking. Edition 2001-08-10 Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München Infineon
More informationNanoFabrics: : Spatial Computing Using Molecular Electronics
NanoFabrics: : Spatial Computing Using Molecular Electronics Seth Copen Goldstein and Mihai Budiu Computer Architecture, 2001. Proceedings. 28th Annual International Symposium on 30 June-4 4 July 2001
More informationUniversity of Southern C alifornia School Of Engineering Department Of Electrical Engineering
University of Southern C alifornia School Of Engineering Department Of Electrical Engineering EE 348: Homework Assignment #05 Spring, 2002 (Due 03/05/2002) Choma Problem #18: The biasing circuit in Fig.
More informationCS302 - Digital Logic Design Glossary By
CS302 - Digital Logic Design Glossary By ABEL : Advanced Boolean Expression Language; a software compiler language for SPLD programming; a type of hardware description language (HDL) Adder : A digital
More informationAnalog I/O. ECE 153B Sensor & Peripheral Interface Design Winter 2016
Analog I/O ECE 153B Sensor & Peripheral Interface Design Introduction Anytime we need to monitor or control analog signals with a digital system, we require analogto-digital (ADC) and digital-to-analog
More informationA Divide-and-Conquer Approach to Evolvable Hardware
A Divide-and-Conquer Approach to Evolvable Hardware Jim Torresen Department of Informatics, University of Oslo, PO Box 1080 Blindern N-0316 Oslo, Norway E-mail: jimtoer@idi.ntnu.no Abstract. Evolvable
More informationCOMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits
More informationEvolvable Hardware in Xilinx Spartan-3 FPGA
5 WSEAS Int. Conf. on YNAMICAL SYSTEMS and CONTROL, Venice, Italy, November -4, 5 (pp66-7) Evolvable Hardware in Xilinx Spartan-3 FPGA RUSTEM POPA, OREL AIORĂCHIOAIE, GABRIEL SÎRBU epartment of Electronics
More informationPropagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationPropagation Delay, Circuit Timing & Adder Design
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationEvolvable Hardware: From On-Chip Circuit Synthesis to Evolvable Space Systems
Evolvable Hardware: From On-Chip Circuit Synthesis to Evolvable Space Systems Adrian Stoica Jet Propulsion Laboratory California Institute of Technology 4800 Oak Grove Drive Pasadena, CA 91109 818-354-2190
More informationSingle Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
IEEE ICET 26 2 nd International Conference on Emerging Technologies Peshawar, Pakistan 3-4 November 26 Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
More informationCMOS Digital Logic Design with Verilog. Chapter1 Digital IC Design &Technology
CMOS Digital Logic Design with Verilog Chapter1 Digital IC Design &Technology Chapter Overview: In this chapter we study the concept of digital hardware design & technology. This chapter deals the standard
More informationBJT Differential Amplifiers
Instituto Tecnológico y de Estudios Superiores de Occidente (), OBJECTIVES The general objective of this experiment is to contrast the practical behavior of a real differential pair with its theoretical
More informationIn this lecture: Lecture 8: ROM & Programmable Logic Devices
In this lecture: Lecture 8: ROM Programmable Logic Devices Dr Pete Sedcole Department of EE Engineering Imperial College London http://caseeicacuk/~nps/ (Floyd, 3 5, 3) (Tocci 2, 24, 25, 27, 28, 3 34)
More informationLearning Outcomes. Spiral 2 8. Digital Design Overview LAYOUT
2-8.1 2-8.2 Spiral 2 8 Cell Mark Redekopp earning Outcomes I understand how a digital circuit is composed of layers of materials forming transistors and wires I understand how each layer is expressed as
More informationA Self-Contained Large-Scale FPAA Development Platform
A SelfContained LargeScale FPAA Development Platform Christopher M. Twigg, Paul E. Hasler, Faik Baskaya School of Electrical and Computer Engineering Georgia Institute of Technology, Atlanta, Georgia 303320250
More informationReference. Wayne Wolf, FPGA-Based System Design Pearson Education, N Krishna Prakash,, Amrita School of Engineering
FPGA Fabrics Reference Wayne Wolf, FPGA-Based System Design Pearson Education, 2004 CPLD / FPGA CPLD Interconnection of several PLD blocks with Programmable interconnect on a single chip Logic blocks executes
More informationVol. 5, No. 6 June 2014 ISSN Journal of Emerging Trends in Computing and Information Sciences CIS Journal. All rights reserved.
Optimal Synthesis of Finite State Machines with Universal Gates using Evolutionary Algorithm 1 Noor Ullah, 2 Khawaja M.Yahya, 3 Irfan Ahmed 1, 2, 3 Department of Electrical Engineering University of Engineering
More informationUsing Genetic Algorithm in the Evolutionary Design of Sequential Logic Circuits
IJCSI International Journal of Computer Science Issues, Vol. 8, Issue, May 0 ISSN (Online): 694-084 www.ijcsi.org Using Genetic Algorithm in the Evolutionary Design of Sequential Logic Circuits Parisa
More informationDynamically Reconfigurable Sensor Electronics Concept, Architecture, First Measurement Results, and Perspective
Institute of Integrated Sensor Systems Dept. of Electrical Engineering and Information Technology Dynamically Reconfigurable Sensor Electronics Concept, Architecture, First Measurement Results, and Perspective
More informationEE19D Digital Electronics. Lecture 1: General Introduction
EE19D Digital Electronics Lecture 1: General Introduction 1 What are we going to discuss? Some Definitions Digital and Analog Quantities Binary Digits, Logic Levels and Digital Waveforms Introduction to
More informationGate-Level Optimization of Polymorphic Circuits Using Cartesian Genetic Programming
Gate-Level Optimization of Polymorphic Circuits Using Cartesian Genetic Programming Zbysek Gajda and Lukas Sekanina Abstract Polymorphic digital circuits contain ordinary and polymorphic gates. In the
More informationDisseny físic. Disseny en Standard Cells. Enric Pastor Rosa M. Badia Ramon Canal DM Tardor DM, Tardor
Disseny físic Disseny en Standard Cells Enric Pastor Rosa M. Badia Ramon Canal DM Tardor 2005 DM, Tardor 2005 1 Design domains (Gajski) Structural Processor, memory ALU, registers Cell Device, gate Transistor
More informationCHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC
94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster
More informationDiscrete Op-Amp Kit MitchElectronics 2019
Discrete Op-Amp Kit MitchElectronics 2019 www.mitchelectronics.co.uk CONTENTS Introduction 3 Schematic 4 How It Works 5 Materials 9 Construction 10 Important Information 11 Page 2 INTRODUCTION Even if
More informationTechnology Timeline. Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs. FPGAs. The Design Warrior s Guide to.
FPGAs 1 CMPE 415 Technology Timeline 1945 1950 1955 1960 1965 1970 1975 1980 1985 1990 1995 2000 Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs FPGAs The Design Warrior s Guide
More information6/ Una-May O'Reilly. Evolving Circuits on a Field Programmable Analog Array Using Genetic Programming. Michael A Terry
Evolving Circuits on a Field Programmable Analog Array Using Genetic Programming by Michael A Terry Submitted to the Department of Electrical Engineering and Computer Science in partial fulfillment of
More informationELECTRONICS WITH DISCRETE COMPONENTS
ELECTRONICS WITH DISCRETE COMPONENTS Enrique J. Galvez Department of Physics and Astronomy Colgate University WILEY John Wiley & Sons, Inc. ^ CONTENTS Preface vii 1 The Basics 1 1.1 Foreword: Welcome to
More informationUMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency
UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency Jamie E. Reinhold December 15, 2011 Abstract The design, simulation and layout of a UMAINE ECE Morse code Read Only Memory and transmitter
More informationThe Input Pattern Order Problem II: Evolution of Multiple-Output Circuits in Hardware
The Input Pattern Order Problem II: Evolution of Multiple-Output Circuits in Hardware Martin A. Trefzer, Tüze Kuyucu, Julian F. Miller and Andy M. Tyrrell Abstract It has been shown in previous work that
More informationEHW Architecture for Design of FIR Filters for Adaptive Noise Cancellation
IJCSNS International Journal of Computer Science and Network Security, VOL.9 No.1, January 2009 41 EHW Architecture for Design of FIR Filters for Adaptive Noise Cancellation Uma Rajaram, Raja Paul Perinbam,
More informationA DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM
A DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM Item Type text; Proceedings Authors Rosenthal, Glenn K. Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationDesign and Implementation of High Speed Carry Select Adder Korrapatti Mohammed Ghouse 1 K.Bala. 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 07, 2015 ISSN (online): 2321-0613 Design and Implementation of High Speed Carry Select Adder Korrapatti Mohammed Ghouse
More informationAutomated Generation of Built-In Self-Test and Measurement Circuitry for Mixed-Signal Circuits and Systems
Automated Generation of Built-In Self-Test and Measurement Circuitry for Mixed-Signal Circuits and Systems George J. Starr, Jie Qin, Bradley F. Dutton, Charles E. Stroud, F. Foster Dai and Victor P. Nelson
More informationLab 3: BJT I-V Characteristics
1. Learning Outcomes Lab 3: BJT I-V Characteristics At the end of this lab, students should know how to theoretically determine the I-V (Current-Voltage) characteristics of both NPN and PNP Bipolar Junction
More informationType Marking Pin Configuration Package BFP450 ANs 1 = B 2 = E 3 = C 4 = E SOT343
NPN Silicon RF Transistor For medium power amplifiers Compression point P = +9 m at. GHz maximum available gain G ma = 5.5 at. GHz Noise figure F =.5 at. GHz Transition frequency f T = GHz Gold metallization
More informationFPGA Based System Design
FPGA Based System Design Reference Wayne Wolf, FPGA-Based System Design Pearson Education, 2004 Why VLSI? Integration improves the design: higher speed; lower power; physically smaller. Integration reduces
More informationProgrammable Logic Arrays (PLAs)
Programmable Logic Regular logic Programmable Logic rrays Multiplexers/ecoders ROMs Field Programmable Gate rrays Xilinx Vertex Random Logic Full ustom esign S 5 - Fall 25 Lec. #3: Programmable Logic -
More informationTRAC020LH TOTALLY RE-CONFIGURABLE ANALOG CIRCUIT - TRAC. Issue 2 - MARCH 1999
TOTALLY RE-CONFIGURABLE ANALOG CIRCUIT - TRAC Issue 2 - MARCH 1999 TRAC2LH DEVICE DESCRIPTION The TRAC2LH is a Micro-Power version of the existing TRAC products. It also offers significant improvements
More informationPRELIMINARY DATA SHEET PACKAGE OUTLINE
PRELIMINARY DATA SHEET NPN SILICON EPITAXIAL TWIN TRANSISTOR FEATURES LOW NOISE: :NF = 1.7 db TYP at f = GHz,, lc = 3 ma :NF = 1.5 db TYP at f = GHz, VCE = 3 V, lc = 3 ma HIGH GAIN: : S1E = 3.5 db TYP
More informationDetermining BJT SPICE Parameters
Determining BJT SPICE Parameters Background Assume one wants to use SPICE to determine the frequency response for and for the amplifier below. Figure 1. Common-collector amplifier. After creating a schematic,
More informationRe-configurable Electronics Characterization Under Extreme Thermal Environment
Re-configurable Electronics Characterization Under Extreme Thermal Environment Adrian, Veronica Lacayo, Rajeshuni Ramesham, Didier Keymeulen, Ricardo Zebulum, Joe Neff *, Gary Burke, and Taher Daud Jet
More informationEECS150 - Digital Design Lecture 28 Course Wrap Up. Recap 1
EECS150 - Digital Design Lecture 28 Course Wrap Up Dec. 5, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John Wawrzynek)
More informationA Novel High-Speed, Higher-Order 128 bit Adders for Digital Signal Processing Applications Using Advanced EDA Tools
A Novel High-Speed, Higher-Order 128 bit Adders for Digital Signal Processing Applications Using Advanced EDA Tools K.Sravya [1] M.Tech, VLSID Shri Vishnu Engineering College for Women, Bhimavaram, West
More informationAn Efficent Real Time Analysis of Carry Select Adder
An Efficent Real Time Analysis of Carry Select Adder Geetika Gesu Department of Electronics Engineering Abha Gaikwad-Patil College of Engineering Nagpur, Maharashtra, India E-mail: geetikagesu@gmail.com
More informationANALYSIS OF SWITCHING TRANSIENTS IN A DYNAMICALLY RECONFIGURABLE ANALOG/DIGITAL HARDWARE
ANALYSIS OF SWITCHING TRANSIENTS IN A DYNAMICALLY RECONFIGURABLE ANALOG/DIGITAL HARDWARE Cornel Reiser 1, Lech Znamirowski 2, Olgierd A. Palusinski 3, Sarma B. K. Vrudhula 3 1 Institut für Theoretische
More informationLow Power System-On-Chip-Design Chapter 12: Physical Libraries
1 Low Power System-On-Chip-Design Chapter 12: Physical Libraries Friedemann Wesner 2 Outline Standard Cell Libraries Modeling of Standard Cell Libraries Isolation Cells Level Shifters Memories Power Gating
More informationChapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates
Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates Objectives In this chapter, you will learn about The binary numbering system Boolean logic and gates Building computer circuits
More informationA Simple Design and Implementation of Reconfigurable Neural Networks
A Simple Design and Implementation of Reconfigurable Neural Networks Hazem M. El-Bakry, and Nikos Mastorakis Abstract There are some problems in hardware implementation of digital combinational circuits.
More informationDYNAMICALLY RECONFIGURABLE PWM CONTROLLER FOR THREE PHASE VOLTAGE SOURCE INVERTERS. In this Chapter the SPWM and SVPWM controllers are designed and
77 Chapter 5 DYNAMICALLY RECONFIGURABLE PWM CONTROLLER FOR THREE PHASE VOLTAGE SOURCE INVERTERS In this Chapter the SPWM and SVPWM controllers are designed and implemented in Dynamic Partial Reconfigurable
More informationOn the Evolution of Analog Electronic Circuits Using Building Blocks on a CMOS FPTA
On the Evolution of nalog Electronic Circuits Using Building Blocks on a CMOS FT Jörg Langeheine, Martin Trefzer, Daniel Brüderle, Karlheinz Meier, Johannes Schemmel University of Heidelberg, Kirchhoff-Institute
More informationEvolutionary robotics Jørgen Nordmoen
INF3480 Evolutionary robotics Jørgen Nordmoen Slides: Kyrre Glette Today: Evolutionary robotics Why evolutionary robotics Basics of evolutionary optimization INF3490 will discuss algorithms in detail Illustrating
More informationVesselin K. Vassilev South Bank University London Dominic Job Napier University Edinburgh Julian F. Miller The University of Birmingham Birmingham
Towards the Automatic Design of More Efficient Digital Circuits Vesselin K. Vassilev South Bank University London Dominic Job Napier University Edinburgh Julian F. Miller The University of Birmingham Birmingham
More informationDesign and Implementation of a Field Programmable Analogue Array.
Design and Implementation of a Field Programmable Analogue Array. Adrian Bratt and Ian Macbeth. Pilkington Micro-electronics Limited (PMeL), Gadbrook Business entre, Northwich, heshire, UK. Abstract. A
More informationQCA Based Design of Serial Adder
QCA Based Design of Serial Adder Tina Suratkar Department of Electronics & Telecommunication, Yeshwantrao Chavan College of Engineering, Nagpur, India E-mail : tina_suratkar@rediffmail.com Abstract - This
More informationAn Design of Radix-4 Modified Booth Encoded Multiplier and Optimised Carry Select Adder Design for Efficient Area and Delay
An Design of Radix-4 Modified Booth Encoded Multiplier and Optimised Carry Select Adder Design for Efficient Area and Delay 1. K. Nivetha, PG Scholar, Dept of ECE, Nandha Engineering College, Erode. 2.
More informationUniversity of Southern C alifornia School Of Engineering Department Of Electrical Engineering
University of Southern C alifornia School Of Engineering Department Of Electrical Engineering EE 348: Homework Assignment #04 Spring, 2001 (Due 02/27/2001) Choma Problem #16: n monolithic circuits, diodes
More informationENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits
ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits In this lab, we will be looking at ac signals with MOSFET circuits and digital electronics. The experiments will be performed
More informationisppac 10 Gain Stages and Attenuation Methods
isppac 0 Gain Stages and Attenuation Methods Introduction This application note shows several techniques for obtaining gains of arbitrary value using the integer-gain steps of isppac0. It also explores
More informationHardware Implementation of BCH Error-Correcting Codes on a FPGA
Hardware Implementation of BCH Error-Correcting Codes on a FPGA Laurenţiu Mihai Ionescu Constantin Anton Ion Tutănescu University of Piteşti University of Piteşti University of Piteşti Alin Mazăre University
More informationSIGNED PIPELINED MULTIPLIER USING HIGH SPEED COMPRESSORS
INTERNATIONAL JOURNAL OF RESEARCH IN COMPUTER APPLICATIONS AND ROBOTICS ISSN 2320-7345 SIGNED PIPELINED MULTIPLIER USING HIGH SPEED COMPRESSORS 1 T.Thomas Leonid, 2 M.Mary Grace Neela, and 3 Jose Anand
More informationCHAPTER 5 NOVEL CARRIER FUNCTION FOR FUNDAMENTAL FORTIFICATION IN VSI
98 CHAPTER 5 NOVEL CARRIER FUNCTION FOR FUNDAMENTAL FORTIFICATION IN VSI 5.1 INTRODUCTION This chapter deals with the design and development of FPGA based PWM generation with the focus on to improve the
More informationAdder (electronics) - Wikipedia, the free encyclopedia
Page 1 of 7 Adder (electronics) From Wikipedia, the free encyclopedia (Redirected from Full adder) In electronics, an adder or summer is a digital circuit that performs addition of numbers. In many computers
More informationDesign of Delay Efficient PASTA by Using Repetition Process
Design of Delay Efficient PASTA by Using Repetition Process V.Sai Jaswana Department of ECE, Narayana Engineering College, Nellore. K. Murali HOD, Department of ECE, Narayana Engineering College, Nellore.
More informationQUATERNARY LOGIC LOOK UP TABLE FOR CMOS CIRCUITS
QUATERNARY LOGIC LOOK UP TABLE FOR CMOS CIRCUITS Anu Varghese 1,Binu K Mathew 2 1 Department of Electronics and Communication Engineering, Saintgits College Of Engineering, Kottayam 2 Department of Electronics
More informationReduced Complexity Wallace Tree Mulplier and Enhanced Carry Look-Ahead Adder for Digital FIR Filter
Reduced Complexity Wallace Tree Mulplier and Enhanced Carry Look-Ahead Adder for Digital FIR Filter Dr.N.C.sendhilkumar, Assistant Professor Department of Electronics and Communication Engineering Sri
More informationDigital Logic ircuits Circuits Fundamentals I Fundamentals I
Digital Logic Circuits Fundamentals I Fundamentals I 1 Digital and Analog Quantities Electronic circuits can be divided into two categories. Digital Electronics : deals with discrete values (= sampled
More informationCHAPTER 1 INTRODUCTION
CHAPTER 1 INTRODUCTION 1.1 Historical Background Recent advances in Very Large Scale Integration (VLSI) technologies have made possible the realization of complete systems on a single chip. Since complete
More informationModified Design of High Speed Baugh Wooley Multiplier
Modified Design of High Speed Baugh Wooley Multiplier 1 Yugvinder Dixit, 2 Amandeep Singh 1 Student, 2 Assistant Professor VLSI Design, Department of Electrical & Electronics Engineering, Lovely Professional
More informationDesign and Implementation of Complex Multiplier Using Compressors
Design and Implementation of Complex Multiplier Using Compressors Abstract: In this paper, a low-power high speed Complex Multiplier using compressor circuit is proposed for fast digital arithmetic integrated
More informationDatorstödd Elektronikkonstruktion
Datorstödd Elektronikkonstruktion [Computer Aided Design of Electronics] Zebo Peng, Petru Eles and Gert Jervan Embedded Systems Laboratory IDA, Linköping University http://www.ida.liu.se/~tdts80/~tdts80
More information2. Simulated Based Evolutionary Heuristic Methodology
XXVII SIM - South Symposium on Microelectronics 1 Simulation-Based Evolutionary Heuristic to Sizing Analog Integrated Circuits Lucas Compassi Severo, Alessandro Girardi {lucassevero, alessandro.girardi}@unipampa.edu.br
More informationBFP420. NPN Silicon RF Transistor
BFP NPN Silicon RF Transistor For high gain low noise amplifiers For oscillators up to GHz Noise figure F =. db at. GHz outstanding G ms = db at. GHz Transition frequency f T = 5 GHz Gold metallization
More informationNPN SILICON RF TWIN TRANSISTOR
FEATURES LOW VOLTAGE, LOW CURRENT OPERATION SMALL PACKAGE OUTLINE:. mm x.8 mm LOW HEIGHT PROFILE: Just. mm high TWO LOW NOISE OSCILLATOR TRANSISTORS: NE8 IDEAL FOR - GHz OSCILLATORS DESCRIPTION The contains
More informationProgrammable Logic Arrays (PLAs)
Programmable Logic! Regular logic " Programmable Logic rrays " Multiplexers/ecoders " ROMs! Field Programmable Gate rrays " Xilinx Vertex Random Logic Full ustom esign S 5 - Spring 27 Lec. #3: Programmable
More informationDesign and Analysis of Adders using Nanotechnology Based Quantum dot Cellular Automata
Journal of Computer Science 7 (7): 1072-1079, 2011 ISSN 1549-3636 2011 Science Publications Design and Analysis of Adders using Nanotechnology Based Quantum dot Cellular Automata 1 S. Karthigai Lakshmi
More informationLaboratory Experiment 8 EE348L. Spring 2005
Laboratory Experiment 8 EE348L Spring 2005 B. Madhavan Spring 2005 B. Madhavan Page 1 of 1 EE348L, Spring 2005 B. Madhavan - 2 of 2- EE348L, Spring 2005 Table of Contents 8 Experiment #8: Introduction
More informationPhilips TDA9381PS TV Signal Processor Partial Circuit Analysis
November 17, 2003 Philips TDA9381PS TV Signal Processor Partial Circuit Analysis Table of Contents Introduction...Page 1 List of Figures...Page 2 Device Summary Sheet...Page 9 Top Level Diagram... Tab
More informationLaboratory 5. Transistor and Photoelectric Circuits
Laboratory 5 Transistor and Photoelectric Circuits Required Components: 1 330 resistor 2 1 k resistors 1 10k resistor 1 2N3904 small signal transistor 1 TIP31C power transistor 1 1N4001 power diode 1 Radio
More informationBiologically Inspired Embodied Evolution of Survival
Biologically Inspired Embodied Evolution of Survival Stefan Elfwing 1,2 Eiji Uchibe 2 Kenji Doya 2 Henrik I. Christensen 1 1 Centre for Autonomous Systems, Numerical Analysis and Computer Science, Royal
More informationESD (Electrostatic discharge) sensitive device, observe handling precaution!
NPN Silicon RF Transistor* For low current applications Smallest Package 1.4 x 0.8 x 0.59 mm Noise figure F = 1.25 db at 1.8 GHz outstanding G ms = 23 db at 1.8 GHz Transition frequency f T = 25 GHz Gold
More information