Design & Implementation of an Adaptive Delta Sigma Modulator
|
|
- Milo Perry
- 5 years ago
- Views:
Transcription
1 Design & Implementation of an Adaptive Delta Sigma Modulator Shahrukh Athar MS CmpE Project Supervisor: Dr Shahid Masud
2 Presentation Outline Introduction Adaptive Modulator Design Simulation Implementation Performance Evaluation Conclusion
3 Introduction Delta Sigma modulators are used in the design of: Analog to Digital converters (ADC) Digital to Analog converters (DAC) Frequency Synthesizers Digital Radios Oscillators They use the techniques of: Oversampling Noise Shaping
4 Delta Sigma Modulation Operates on the difference of the input and its predicted value Integrator or loop filter is in the feed forward path Integrator output is quantized Output sequence contains an unchanged replica of input signal along with quantization noise Demodulation requires only an appropriate low pass filter
5 Advantages of Oversampling and Noise Shaping Oversampling spreads the quantization noise and reduces the noise floor Noise Shaping removes quantization noise from the band of interest by pushing it out modulation incorporates oversampling and noise shaping
6 Higher Order Modulators High order modulators use loop filter of higher order Advantages Perform better noise shaping and remove more quantization noise from the band of interest When in stable operation they have a better SQNR and resolution Disadvantages Signal dependent quantizer gain which degrades noise shaping for large input magnitudes Performance is not uniform for time varying inputs Less stable More complex and consume more power
7 Multi-bit Quantizer based Modulators Multi-bit quantizer can be used instead of the single bit quantizer Advantages Can handle larger input swings Reduce quantization noise and hence increase SQNR and resolution Disadvantages Require multi-bit DACs in the modulator feedback loop which introduce non linear characteristics Require more area on chip and consume more power
8 Advantages of 1 st Order Single Bit Modulator Simple and robust Easy to implement Power efficient Signal independent quantizer gain Stable for varying inputs Single bit quantizer does not require multi-bit DAC Almost linear behavior
9 Terms used in Modulator Analysis Signal to Quantization Noise Ratio (SQNR) Resolution or Effective Number Of Bits (ENOB) Relationship between SQNR and ENOB is defined as: SQNR = 6.2 ENOB ENOB =.1661 SQNR
10 Adaptive Modulator It should adapt the amplitude of the output signal to the amplitude of the input signal Based on variations in input signal power/magnitude This project is based on the adaptive modulator design and adaptation algorithm reported by Zierhofer, C. M., in [13] and [14]. Input power can be estimated by Forward Estimation Backward Estimation Types of adaptation algorithms Syllabic Adaptation Instantaneous Adaptation
11 Adaptive Modulator Design Adaptation block generates the adaptive feedback signal The difference signal which is in an optimized range enters the internal 1 st order single bit modulator
12 Adaptation Algorithm The adaptive feedback signal should be a rough estimate of the input signal A continuous string of +1s or -1s appear at the output if tracking is lost Adaptation stage measures the local density of +1s and -1s Changes adaptive feedback signal if a threshold is crossed Adaptation Algorithm based on Instantaneous Adaptation Sample Values w(n) w(n-1) w(n-2) Adaptive Feedback Signal s(n) s(n)=s(n-1)+bq s(n)=s(n-1)-bq All other combinations s(n)=s(n-1)
13 Advantages of Adaptive Modulation Uses a 1 st order single bit modulator which is stable and simple to implement Can handle input signals of larger swing Reduces quantization noise because Output is tracking the Input Input to the internal modulator is in an optimized range Power consumption is Comparable to 1 st order single bit modulator Much less than higher order modulators Output sequence is multi-level and performance is Comparable to multi-bit quantizer based modulators Uses only a Single Bit Quantizer
14 Simulation of the Adaptive Modulator Simulation tools used: MATLAB version (R28b) Simulink version 7.2 (R28b) Modulator types simulated: Non-Adaptive 1 st Order Single Bit Modulator Adaptive Modulator Input to and Output from the modulators is sent to MATLAB workspace for evaluation of SQNR
15 Types of Input Signals Used Input signal 1 is a sum of five individual sinusoidal signals Individual signals have frequency components of 2KHz, 6KHz, 1KHz, 14KHz and 2KHz Input Signal 2 is a sum of five individual chirp signals Individual signals have frequency components from 1Hz to 2KHz, 6KHz, 1KHz, 14KHz and 2KHz 1 Sinusoidal Wave with f=2 KHz 1 Chirp Signal with f=1 Hz to 2 KHz Sinusoidal Wave with f=6 KHz Sinusoidal Wave with f=1 KHz Sinusoidal Wave with f=14 KHz Sinusoidal Wave with f=2 KHz Summation of all Sinusoidal Waves forming the Input Signal Chirp Signal with f=1 Hz to 6 KHz Chirp Signal with f=1 Hz to 1 KHz Chirp Signal with f=1 Hz to 14 KHz Chirp Signal with f=1 Hz to 2 KHz Summation of all Chirp Signals forming the Input Signal
16 Simulation Model of the 1 st Order Single Bit Modulator Loop filter is defined by using the Discrete Transfer Function block Single bit quantizer is constructed using a Comparator and a D Flip Flop D Flip Flop samples at the enhanced sampling rate of 2 f b OSR
17 Simulation Model of the Adaptive Modulator All components of the adaptive modulator except the adaptation stage are shown here 1 st order single bit modulator used as the internal modulator
18 Simulation Model of the Adaptive Modulator The adaptation stage checks for five consecutive +1s or -1s [14] and is shown here It is constructed by using simple components such as delays, relational operators, switches and adders
19 Simulation Flow Construct Simulink Model Define Sampling Time Period according to OSR Input to the Model Run the Model Change Input Parameters Output from the Model Export Input and Output Signals to MATLAB Workspace Perform Spectral Analysis and Calculate SQNR
20 Implementation of the Adaptive Modulator The implementation tools used are: Xilinx System Generator for DSP v1.1 ChipScope Pro Analyzer v1.1 These tools requires prior installation of the following: Xilinx Integrated Software Environment (ISE) v1.1 MATLAB version (R27a) Simulink version 6.6 (R27a) Modulator types Emulated and Implemented: Non-Adaptive 1 st Order Single Bit Modulator Adaptive Modulator
21 Hardware Used Memec Design Virtex-II Pro LC Development Board Xilinx XC2VP4-FG456 FPGA 1 MHz clock Oscillator PC4 JTAG Port
22 Xilinx System Generator for DSP Integrates itself with Simulink Ability to connect to Simulink blocks Ability to generate Verilog HDL code from models Supports Register Transfer Level implementation Supports Xilinx IP Core implementation Supports hardware Co-Simulation Supports hardware Emulation Supports Design Bitstream Generation Enables working with ChipScope Pro Analyzer
23 Implementation Model of the 1 st Order Single Bit Modulator 1 st order loop filter is implemented as an accumulator Single bit quantizer is implemented using a relational operator and multiplexer Simulink system period set according to the OSR Gateway In coverts the input from Simulink double to fixed point format Gateway Out converts output to Simulink double and gives it back
24 Implementation Model of the Adaptive Modulator All components of the adaptive modulator except the adaptation stage are shown here 1 st order single bit modulator used as the internal modulator Simulink system period set according to the OSR
25 Implementation Model of the Adaptive Modulator The adaptation stage checks for three consecutive +1s or -1s [13] and is shown here It is constructed by using simple components such as delays, relational operators, multiplexers and adders
26 Time Domain Emulation Results Non Adaptive Modulator Input Signal to the first order single bit Delta Sigma Modulator Output Signal from the first order single bit Delta Sigma Modulator
27 Time Domain Emulation Results Adaptive Modulator 2 Input Signal x(n) 2 First Order Delta Sigma Sequence w(n) Adaptive Feedback Signal S(n) v(n)=b*w(n) Difference Signal d(n) Final Adaptive Delta Sigma Sequence
28 Time Domain Implementation Results Adaptive Modulator
29 Emulation Flow Construct Xilinx Model Define Simulink System Period according to OSR Simulink Input to the Model Run the Xilinx Model Change Simulink Input Parameters Output from the Model obtained in Simulink Export Input and Output Signals to MATLAB Workspace Perform Spectral Analysis and Calculate SQNR
30 Implementation Flow Construct the Xilinx System Generator for DSP Model Define the System Generator Parameters Generate Bitstream File Detect FPGA in ChipScope Pro Analyzer Download the Bitstream file to the FPGA Set Trigger condition & Run the Project Actual FPGA Output visible on ChipScope Pro Analyzer Export actual Input and Output Signals from ChipScope Pro Analyzer to MATLAB Workspace Perform Spectral Analysis & calculate SQNR
31 Performance Evaluation Spectral Analysis for Input Signals of Low Power Moderate Power High Power Spectral Analysis on data received from the FPGA Input Power versus Output SQNR Input Power versus Resolution
32 Amplitude Amplitude Amplitude Amplitude Spectral Analysis Spectrum of Input Signals Input Signal 1 Input Signal 2 3 Spectrum of Input Signal 1 2 Spectrum of Input Signal Frequency Zoomed in Spectrum of Input Signal 1 x Frequency Zoomed in Spectrum of Input Signal 2 x Frequency x Frequency x 1 5
33 Amplitude Amplitude Amplitude Amplitude Amplitude Amplitude Spectral Analysis Low Power Input Signals Non-Adaptive Modulator Adaptive Modulator 5 Spectrum of Input Signal 5 Spectrum of Input Signal x 1 4 Spectrum of the Delta Sigma Output Signal x 1 4 Spectrum of the Delta Sigma Output Signal Zoomed in Spectrum of the Delta Sigma Output Signal x Zoomed in Spectrum of the Delta Sigma Output Signal x Frequency x Frequency x 1 4
34 Amplitude Amplitude Amplitude Amplitude Spectral Analysis Moderate Power Input Signals Non-Adaptive Modulator Adaptive Modulator 15 Spectrum of the Delta Sigma Output Signal 15 Spectrum of the Delta Sigma Output Signal Frequency x 1 4 Zoomed in Spectrum of the Delta Sigma Output Signal Frequency x 1 4 Zoomed in Spectrum of the Delta Sigma Output Signal Frequency x Frequency x 1 4
35 Amplitude Amplitude Amplitude Amplitude Spectral Analysis High Power Input Signals Non-Adaptive Modulator Adaptive Modulator 2 x 14 Spectrum of the Delta Sigma Output Signal 2 x 14 Spectrum of the Delta Sigma Output Signal Frequency x 1 5 Zoomed in Spectrum of the Delta Sigma Output Signal Frequency x 1 5 Zoomed in Spectrum of the Delta Sigma Output Signal Frequency x Frequency x 1 5
36 Magnitude Magnitude Magnitude Magnitude Spectral Analysis FPGA Operation Non-Adaptive Modulator Adaptive Modulator Non-Adaptive Delta Sigma Modulator Output 1 Adaptive Delta Sigma Modulator Output Time Time Frequency Spectrum Frequency Spectrum
37 SQNR (db) Input Power VS SQNR (Input 1 Simulation) Input (db) Non Adaptive Modulator Adaptive Modulator
38 SQNR (db) Input Power VS SQNR (Input 2 Emulation) Input (db) Non Adaptive Modulator Adaptive Modulator
39 Effective Number of Bits (ENOB) Input Power VS ENOB (Input 1 Simulation) Input (db) Non Adaptive Modulator Adaptive Modulator
40 Effective Number of Bits (ENOB) Input Power VS ENOB (Input 2 Emulation) Input Power (db) Non Adaptive Modulator Adaptive Modulator
41 Conclusion An adaptive modulator was successfully simulated and implemented Its notable characteristics are: Stability and simplicity of a 1 st order single bit modulator Performance comparable to 2 nd order modulators Multi-bit Quantizer based modulators Ability to handle larger input swings Ability to handle signals with low and high power better than the corresponding non-adaptive modulator Better SQNR and Resolution when compared to the corresponding non-adaptive modulator
42 References 1. Bourdopoulos, G. I., et al., Eds., Delta-Sigma Modulators: Modeling, Design and Applications, Imperial College Press, Schreier, R. & Temes, G., Eds., Understanding Delta-Sigma data Converters, a John Wiley & Sons Inc., publication, Park, S., Motorola Digital signal Processors: Principles of Sigma-Delta Modulation for Analog-to-Digital Converters, Strategic Applications, digital Signal Processor Operation ( 4. Wang, H., Brennan, P. & Jiang, D., FPGA Implementation of Sigma-Delta Modulators in Fractional-N Frequency Synthesis, International Symposium on Signals, Circuits and Systems, Volume 1, Page(s): 1-4, July Ramesh, M. C. & Chao, K.S., Sigma Delta Analog to Digital Converters with Adaptive Quantization, Proceedings of the 4 th Midwest Symposium on Circuits and Systems, vol. 1, Pages(s): 22-25, 3-6 August Morgado, A., Rio, R. D. & Roan, J. M., An Adaptive Sigma Delta Modulator for Multi-Standard Hand-held Wireless Devices, IEEE Asian Solid-State Circuits Conference, November 12-14, Benabes, P. & Guessab, S., A Sigma-Delta Converter with Adjustable Tradeoff between Resolution and Consumption, 14 th IEEE International Conference on Electronics, Circuits and Systems, Page(s): , Dec Chakravarthy, C. V., An amplitude-controlled adaptive delta sigma modulator, The Radio and Electronic Engineer, vol 49, no. 1, Page(s): 49-54, Yu, J., Sandler, M. B. & Hawken, R. E., Adaptive quantization for one-bit sigma-delta modulation, IEE Proceedings G: Circuits, Devices and Systems, vol. 139, no. 1, Page(s): 39-44, 1992.
43 References 1. Dunn, C. & Sandler, M., Fixed and adaptive sigma-delta modulator with multibit quantizers, Applied Signal Processing, vol. 3, no. 4, Page(s): , Jaggi, M. P. & Chakravarthy, C. V., Instantaneously adaptive delta sigma modulator, Canadian Electrical Engineering Journal, vol. 11, no. 1, Page(s): 3-6, Aldajani, M. A. & Sayed, A. H., Stability and performance of an adaptive sigma-delta modulator, IEEE Transactions on Circuits and Systems II, vol. 48, Page(s): , Zierhofer, C. M., Adaptive Delta-Sigma Modulation with one-bit Quantization, United States Patent Application Publication; Pub. No.: US 23/ A1; Pub. Date: Aug 7, Zierhofer, C.M., Adaptive Delta-Sigma Modulation for Enhanced Input Dynamic Range, EURASIP Journal on Advances in Signal Processing, Volume 28 (28), Article ID 43923, 7 pages. Austria. Accepted 1 June Shehata, K. A., et al., An FPGA Based 1-Bit All Digital Transmitter employing Delta-Sigma Modulation with RF Output for SDR, International Conference on Signals, Circuits and Systems, System Generator for DSP v1.1 user guide. ( 17. Xilinx System Generator for DSP v1.1 help. 18. Xilinx Virtex-II Pro LC Development Board user s guide. (
44
Research Article Adaptive Delta-Sigma Modulation for Enhanced Input Dynamic Range
Hindawi Publishing Corporation EURASIP Journal on Advances in Signal Processing Volume 28, Article ID 43923, 7 pages doi:.55/28/43923 Research Article Adaptive Delta-Sigma Modulation for Enhanced Input
More informationFPGA Prototyping of Digital RF Transmitter Employing Delta Sigma Modulation for SDR
FPGA Prototyping of Digital RF Transmitter Employing Delta Sigma Modulation for SDR Mohamed A. Dahab¹ Khaled A. Shehata² Salwa H. El Ramly³ Karim A. Hamouda 4 124 Arab Academy for Science, Technology &
More informationRELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE
RELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE Mehdi Taghizadeh and Sirus Sadughi Department of Electrical Engineering, Science and Research Branch,
More informationBPSK System on Spartan 3E FPGA
INTERNATIONAL JOURNAL OF INNOVATIVE TECHNOLOGIES, VOL. 02, ISSUE 02, FEB 2014 ISSN 2321 8665 BPSK System on Spartan 3E FPGA MICHAL JON 1 M.S. California university, Email:santhoshini33@gmail.com. ABSTRACT-
More information10 bit Delta Sigma D/A Converter with Increased S/N ratio Using Compact Adder Circuits
International Journal of Scientific & Engineering Research, Volume 4, Issue 8, August 2013 10 bit Delta Sigma D/A Converter with Increased S/N ratio Using Compact Adder Circuits Jyothish Chandran G, Shajimon
More informationFPGA Based Sigma Delta Modulator Design for Biomedical Application Using Verilog HDL
Global Journal of researches in engineering Electrical and Electronics engineering Volume 11 Issue 7 Version 1.0 December 2011 Type: Double Blind Peer Reviewed International Research Journal Publisher:
More informationSigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC
Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise
More informationEE25266 ASIC/FPGA Chip Design. Designing a FIR Filter, FPGA in the Loop, Ethernet
EE25266 ASIC/FPGA Chip Design Mahdi Shabany Electrical Engineering Department Sharif University of Technology Assignment #8 Designing a FIR Filter, FPGA in the Loop, Ethernet Introduction In this lab,
More informationExploring Decimation Filters
Exploring By Arash Loloee, Ph.D. An overview of decimation filters, along with their operation and requirements. Introduction Delta-sigma analog-to-digital converters (ADCs) are among the most popular
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationMASH 2-1 MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN L 2 ( ) ( ) 1( 1 1 1
MASH 2- MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN Yu hang, Ning Xie, Hui Wang and Yejun He College of Information Engineering, Shenzhen University, Shenzhen, Guangdong 58060, China kensouren@yahoo.com.cn
More informationHardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator
www.semargroups.org, www.ijsetr.com ISSN 2319-8885 Vol.02,Issue.10, September-2013, Pages:984-988 Hardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator MISS ANGEL
More informationAn Overview of the Decimation process and its VLSI implementation
MPRA Munich Personal RePEc Archive An Overview of the Decimation process and its VLSI implementation Rozita Teymourzadeh and Masuri Othman UKM University 1. February 2006 Online at http://mpra.ub.uni-muenchen.de/41945/
More informationADVANCES in VLSI technology result in manufacturing
INTL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2013, VOL. 59, NO. 1, PP. 99 104 Manuscript received January 8, 2013; revised March, 2013. DOI: 10.2478/eletel-2013-0012 Rapid Prototyping of Third-Order
More informationDSM Based Low Oversampling Using SDR Transmitter
DSM Based Low Oversampling Using SDR Transmitter Saranya.R ME (VLSI DESIGN) Department Of ECE, Vandayar Engineering College, Saranya2266ms@gmail.com Mr.B.Arun M.E., ASSISTANT POFESSOR, Department Of ECE,
More informationCHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR
22 CHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR 2.1 INTRODUCTION A CI is a device that can provide a sense of sound to people who are deaf or profoundly hearing-impaired. Filters
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationResearch Article. Amiya Karmakar Ȧ,#, Deepshikha Mullick Ḃ,#,* and Amitabha Sinha Ċ. Abstract
Research Article International Journal of Current Engineering and Technology E-ISSN 2277 4106, P-ISSN 2347-5161 2014 INPRESSCO, All Rights Reserved Available at http://inpressco.com/category/ijcet High
More informationLecture 10, ANIK. Data converters 2
Lecture, ANIK Data converters 2 What did we do last time? Data converter fundamentals Quantization noise Signal-to-noise ratio ADC and DAC architectures Overview, since literature is more useful explaining
More informationVLSI Implementation of Digital Down Converter (DDC)
Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya
More informationExploring of Third-Order Cascaded Multi-bit Delta- Sigma Modulator with Interstage Feedback Paths
92 ECTI TRANSACTIONS ON ELECTRICAL ENG., ELECTRONICS, AND COMMUNICATIONS VOL.9, NO.1 February 2011 Exploring of Third-Order Cascaded Multi-bit Delta- Sigma Modulator with Interstage Feedback Paths Sarayut
More informationFPGA Based Hardware Efficient Digital Decimation Filter for - ADC
International Journal of Soft Computing and Engineering (IJSCE) FPGA Based Hardware Efficient Digital Decimation Filter for - ADC Subir Kr. Maity, Himadri Sekhar Das Abstract This paper focuses on the
More informationA 2.5 V 109 db DR ADC for Audio Application
276 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.10, NO.4, DECEMBER, 2010 A 2.5 V 109 db DR ADC for Audio Application Gwangyol Noh and Gil-Cho Ahn Abstract A 2.5 V feed-forward second-order deltasigma
More informationCONTINUOUS TIME DIGITAL SYSTEMS WITH ASYNCHRONOUS SIGMA DELTA MODULATION
20th European Signal Processing Conference (EUSIPCO 202) Bucharest, Romania, August 27-3, 202 CONTINUOUS TIME DIGITAL SYSTEMS WITH ASYNCHRONOUS SIGMA DELTA MODULATION Nima Tavangaran, Dieter Brückmann,
More informationTUNABLE MISMATCH SHAPING FOR QUADRATURE BANDPASS DELTA-SIGMA DATA CONVERTERS. Waqas Akram and Earl E. Swartzlander, Jr.
TUNABLE MISMATCH SHAPING FOR QUADRATURE BANDPASS DELTA-SIGMA DATA CONVERTERS Waqas Akram and Earl E. Swartzlander, Jr. Department of Electrical and Computer Engineering University of Texas at Austin Austin,
More informationEMBEDDED DOPPLER ULTRASOUND SIGNAL PROCESSING USING FIELD PROGRAMMABLE GATE ARRAYS
EMBEDDED DOPPLER ULTRASOUND SIGNAL PROCESSING USING FIELD PROGRAMMABLE GATE ARRAYS Diaa ElRahman Mahmoud, Abou-Bakr M. Youssef and Yasser M. Kadah Biomedical Engineering Department, Cairo University, Giza,
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationESE 531: Digital Signal Processing
ESE 531: Digital Signal Processing Lec 12: February 21st, 2017 Data Converters, Noise Shaping (con t) Lecture Outline! Data Converters " Anti-aliasing " ADC " Quantization " Practical DAC! Noise Shaping
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative Project submission: Project reports due Dec. 5th Please make an appointment with the instructor for a 15minute meeting on Monday Dec. 8 th Prepare to give a 3 to 7 minute
More informationLow-Complexity High-Order Vector-Based Mismatch Shaping in Multibit ΔΣ ADCs Nan Sun, Member, IEEE, and Peiyan Cao, Student Member, IEEE
872 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 12, DECEMBER 2011 Low-Complexity High-Order Vector-Based Mismatch Shaping in Multibit ΔΣ ADCs Nan Sun, Member, IEEE, and Peiyan
More informationLinearity Improvement Algorithms of Multi-bit ΔΣ DA Converter Combination of Unit Cell Re-ordering and DWA
Linearity Improvement Algorithms of Multi-bit ΔΣ DA Converter Combination of Unit Cell Re-ordering and DWA Nene Kushita a, Jun-ya Kojima b, Masahiro Murakami c and Haruo Kobayashi d Division of Electronics
More informationIJSRD - International Journal for Scientific Research & Development Vol. 5, Issue 06, 2017 ISSN (online):
IJSRD - International Journal for Scientific Research & Development Vol. 5, Issue 06, 2017 ISSN (online): 2321-0613 Realization of Variable Digital Filter for Software Defined Radio Channelizers Geeta
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationMultistage Implementation of 64x Interpolator
ISSN: 78 33 Volume, Issue 7, September Multistage Implementation of 6x Interpolator Rahul Sinha, Scholar (M.E.), CSIT DURG. Sonika Arora, Associate Professor, CSIT DURG. Abstract This paper presents the
More informationInternational Journal of Scientific and Technical Advancements ISSN:
FPGA Implementation and Hardware Analysis of LMS Algorithm Derivatives: A Case Study on Performance Evaluation Aditya Bali 1#, Rasmeet kour 2, Sumreti Gupta 3, Sameru Sharma 4 1 Department of Electronics
More informationChapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL
Chapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL 2.1 Background High performance phase locked-loops (PLL) are widely used in wireless communication systems to provide
More informationDesign of Dynamically Tunable Band-Pass Filter for Software Defined Radio (SDR) and Cognitive Radio (CR) Applications
Design of Dynamically Tunable Band-Pass Filter for Software Defined Radio (SDR) and Cognitive Radio (CR) Applications Namitha.K.M 1, Satyanarayana.V 2, Indira Bahaddur 3 1Student of Malnad College of Engineering,
More informationSystem Level Design of a Continuous-Time Delta-Sigma Modulator for Portable Ultrasound Scanners
Downloaded from orbit.dtu.dk on: Jul 23, 2018 System Level Design of a Continuous-Time Delta-Sigma Modulator for Portable Ultrasound Scanners Llimos Muntal, Pere; Færch, Kjartan; Jørgensen, Ivan Harald
More informationFREQUENCY synthesizers based on phase-locked loops
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 8, AUGUST 2007 725 Reduced Complexity MASH Delta Sigma Modulator Zhipeng Ye, Student Member, IEEE, and Michael Peter Kennedy,
More informationBANDPASS delta sigma ( ) modulators are used to digitize
680 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 10, OCTOBER 2005 A Time-Delay Jitter-Insensitive Continuous-Time Bandpass 16 Modulator Architecture Anurag Pulincherry, Michael
More informationINF4420. ΔΣ data converters. Jørgen Andreas Michaelsen Spring 2012
INF4420 ΔΣ data converters Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Oversampling Noise shaping Circuit design issues Higher order noise shaping Introduction So far we have considered
More informationBandPass Sigma-Delta Modulator for wideband IF signals
BandPass Sigma-Delta Modulator for wideband IF signals Luca Daniel (University of California, Berkeley) Marco Sabatini (STMicroelectronics Berkeley Labs) maintain the same advantages of BaseBand converters
More informationReconfigurable Low-Power Continuous-Time Sigma-Delta Converter for Multi- Standard Applications
ECEN-60: Mixed-Signal Interfaces Instructor: Sebastian Hoyos ASSIGNMENT 6 Reconfigurable Low-Power Continuous-Time Sigma-Delta Converter for Multi- Standard Applications ) Please use SIMULINK to design
More informationLecture Outline. ESE 531: Digital Signal Processing. Anti-Aliasing Filter with ADC ADC. Oversampled ADC. Oversampled ADC
Lecture Outline ESE 531: Digital Signal Processing Lec 12: February 21st, 2017 Data Converters, Noise Shaping (con t)! Data Converters " Anti-aliasing " ADC " Quantization "! Noise Shaping 2 Anti-Aliasing
More informationUsing an FPGA based system for IEEE 1641 waveform generation
Using an FPGA based system for IEEE 1641 waveform generation Colin Baker EADS Test & Services (UK) Ltd 23 25 Cobham Road Wimborne, Dorset, UK colin.baker@eads-ts.com Ashley Hulme EADS Test Engineering
More informationEE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationHigh Speed & High Frequency based Digital Up/Down Converter for WCDMA System
High Speed & High Frequency based Digital Up/Down Converter for WCDMA System Arun Raj S.R Department of Electronics & Communication Engineering University B.D.T College of Engineering Davangere-Karnataka,
More informationDelta-Sigma Digital Current Sensor Based On GMR
Journal of Physics: Conference Series Delta-Sigma Digital Current Sensor Based On GMR To cite this article: Zhili Wang et al 2011 J. Phys.: Conf. Ser. 263 012009 View the article online for updates and
More informationDigital AudioAmplifiers: Methods for High-Fidelity Fully Digital Class D Systems
Digital AudioAmplifiers: Methods for High-Fidelity Fully Digital Class D Systems P. T. Krein, Director Grainger Center for Electric Machinery and Electromechanics Dept. of Electrical and Computer Engineering
More informationCombining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A. Johns
1224 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 12, DECEMBER 2008 Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A.
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationAn FPGA-based Re-configurable 24-bit 96kHz Sigma-Delta Audio DAC
An FPGA-based Re-configurable 24-bit 96kHz Sigma-Delta Audio DAC Ray C.C. Cheung 1, K.P. Pun 2, Steve C.L. Yuen 1, K.H. Tsoi 1 and Philip H.W. Leong 1 1 Department of Computer Science & Engineering 2 Department
More informationEECS 452 Midterm Exam Winter 2012
EECS 452 Midterm Exam Winter 2012 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Section I /40 Section II
More informationECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter
ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter Brian L. Young youngbr@eecs.oregonstate.edu Oregon State University June 6, 28 I. INTRODUCTION The goal of the Spring 28, ECE 627 project
More informationMULTIRATE IIR LINEAR DIGITAL FILTER DESIGN FOR POWER SYSTEM SUBSTATION
MULTIRATE IIR LINEAR DIGITAL FILTER DESIGN FOR POWER SYSTEM SUBSTATION Riyaz Khan 1, Mohammed Zakir Hussain 2 1 Department of Electronics and Communication Engineering, AHTCE, Hyderabad (India) 2 Department
More informationUnderstanding PDM Digital Audio. Thomas Kite, Ph.D. VP Engineering Audio Precision, Inc.
Understanding PDM Digital Audio Thomas Kite, Ph.D. VP Engineering Audio Precision, Inc. Table of Contents Introduction... 3 Quick Glossary... 3 PCM... 3 Noise Shaping... 4 Oversampling... 5 PDM Microphones...
More informationHardware/Software Co-Simulation of BPSK Modulator Using Xilinx System Generator
IOSR Journal of Engineering (IOSRJEN) e-issn: 2250-3021, p-issn: 2278-8719, Volume 2, Issue 10 (October 2012), PP 54-58 Hardware/Software Co-Simulation of BPSK Modulator Using Xilinx System Generator Thotamsetty
More informationThe Application of System Generator in Digital Quadrature Direct Up-Conversion
Communications in Information Science and Management Engineering Apr. 2013, Vol. 3 Iss. 4, PP. 192-19 The Application of System Generator in Digital Quadrature Direct Up-Conversion Zhi Chai 1, Jun Shen
More informationBPSK Modulation and Demodulation Scheme on Spartan-3 FPGA
BPSK Modulation and Demodulation Scheme on Spartan-3 FPGA Mr. Pratik A. Bhore 1, Miss. Mamta Sarde 2 pbhore3@gmail.com1, mmsarde@gmail.com2 Department of Electronics & Communication Engineering Abha Gaikwad-Patil
More informationPublication [P3] By choosing to view this document, you agree to all provisions of the copyright laws protecting it.
Publication [P3] Copyright c 2006 IEEE. Reprinted, with permission, from Proceedings of IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 5-9 Feb. 2006, pp. 488 489. This
More informationDesign and FPGA Implementation of a Modified Radio Altimeter Signal Processor
Design and FPGA Implementation of a Modified Radio Altimeter Signal Processor A. Nasser, Fathy M. Ahmed, K. H. Moustafa, Ayman Elshabrawy Military Technical Collage Cairo, Egypt Abstract Radio altimeter
More informationOversampling Converters
Oversampling Converters Behzad Razavi Electrical Engineering Department University of California, Los Angeles Outline Basic Concepts First- and Second-Order Loops Effect of Circuit Nonidealities Cascaded
More informationInterpolation by a Prime Factor other than 2 in Low- Voltage Low-Power DAC
Interpolation by a Prime Factor other than 2 in Low- Voltage Low-Power DAC Peter Pracný, Ivan H. H. Jørgensen, Liang Chen and Erik Bruun Department of Electrical Engineering Technical University of Denmark
More informationDATA INTEGRATION MULTICARRIER REFLECTOMETRY SENSORS
Report for ECE 4910 Senior Project Design DATA INTEGRATION IN MULTICARRIER REFLECTOMETRY SENSORS Prepared by Afshin Edrissi Date: Apr 7, 2006 1-1 ABSTRACT Afshin Edrissi (Cynthia Furse), Department of
More informationECEGR Lab #8: Introduction to Simulink
Page 1 ECEGR 317 - Lab #8: Introduction to Simulink Objective: By: Joe McMichael This lab is an introduction to Simulink. The student will become familiar with the Help menu, go through a short example,
More informationPerformance Analysis of FIR Filter Design Using Reconfigurable Mac Unit
Volume 4 Issue 4 December 2016 ISSN: 2320-9984 (Online) International Journal of Modern Engineering & Management Research Website: www.ijmemr.org Performance Analysis of FIR Filter Design Using Reconfigurable
More informationMODELING AND IMPLEMENTATION OF THIRD ORDER SIGMA-DELTA MODULATOR
MODELING AND IMPLEMENTATION OF THIRD ORDER SIGMA-DELTA MODULATOR Georgi Tsvetanov Tsenov 1, Snejana Dimitrova Terzieva 1, Peter Ivanov Yakimov 2, Valeri Markov Mladenov 1 1 Department of Theoretical Electrical
More information! Multi-Rate Filter Banks (con t) ! Data Converters. " Anti-aliasing " ADC. " Practical DAC. ! Noise Shaping
Lecture Outline ESE 531: Digital Signal Processing! (con t)! Data Converters Lec 11: February 16th, 2017 Data Converters, Noise Shaping " Anti-aliasing " ADC " Quantization "! Noise Shaping 2! Use filter
More informationMultirate DSP, part 3: ADC oversampling
Multirate DSP, part 3: ADC oversampling Li Tan - May 04, 2008 Order this book today at www.elsevierdirect.com or by calling 1-800-545-2522 and receive an additional 20% discount. Use promotion code 92562
More informationDirect Digital Down/Up Conversion for RF Control of Accelerating Cavities
Direct Digital Down/Up Conversion for RF Control of Accelerating Cavities C. Hovater, T. Allison, R. Bachimanchi, J. Musson and T. Plawski Introduction As digital receiver technology has matured, direct
More informationVLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications
UCSI University From the SelectedWorks of Dr. oita Teymouradeh, CEng. 26 VLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications oita Teymouradeh Masuri Othman Available at: https://works.bepress.com/roita_teymouradeh/3/
More informationModulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies
A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.
More informationOptimized BPSK and QAM Techniques for OFDM Systems
I J C T A, 9(6), 2016, pp. 2759-2766 International Science Press ISSN: 0974-5572 Optimized BPSK and QAM Techniques for OFDM Systems Manikandan J.* and M. Manikandan** ABSTRACT A modulation is a process
More informationSystem-Level Simulation for Continuous-Time Delta-Sigma Modulator in MATLAB SIMULINK
Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November 1-3, 26 236 System-Level Simulation for Continuous-Time Delta-Sigma Modulator
More informationCascaded Noise-Shaping Modulators for Oversampled Data Conversion
Cascaded Noise-Shaping Modulators for Oversampled Data Conversion Bruce A. Wooley Stanford University B. Wooley, Stanford, 2004 1 Outline Oversampling modulators for A/D conversion Cascaded noise-shaping
More informationThe Baker ADC An Overview Kaijun Li, Vishal Saxena, and Jake Baker
The Baker ADC An Overview Kaijun Li, Vishal Saxena, and Jake Baker An ADC made using the K-Delta-1-Sigma modulator, invented by R. Jacob Baker in 2008, and a digital filter is called a Baker ADC or Baker
More informationImproved offline calibration for DAC mismatch in low OSR Sigma Delta ADCs with distributed feedback
Improved offline calibration for DAC mismatch in low OSR Sigma Delta ADCs with distributed feedback Maarten De Bock, Amir Babaie-Fishani and Pieter Rombouts This document is an author s draft version submitted
More informationA HYBRID DSP AND FPGA SYSTEM FOR SOFTWARE DEFINED RADIO APPLICATIONS
A HYBRID DSP AND FPGA SYSTEM FOR SOFTWARE DEFINED RADIO APPLICATIONS Vladimir Podosinov (Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA, US; v_podosinov@vt.edu);
More informationSTANDARDS for unlicensed wireless communication in
858 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 9, SEPTEMBER 2008 A Time-Interleaved 16-DAC Architecture Clocked at the Nyquist Rate Jennifer Pham and Anthony Chan Carusone,
More informationAnalog-to-Digital Converters using not Multi-Level but Multi-Bit Feedback Paths
217 IEEE 47th International Symposium on Multiple-Valued Logic Analog-to-Digital Converters using not Multi-Level but Multi-Bit Feedback Paths Takao Waho Department of Information and Communication Sciences
More informationAnalog-to-Digital Converter Performance Signoff with Analog FastSPICE Transient Noise at Qualcomm
Analog-to-Digital Converter Performance Signoff with Analog FastSPICE Transient Noise at Qualcomm 2009 Berkeley Design Automation, Inc. 2902 Stender Way, Santa Clara, CA USA 95054 www.berkeley-da.com Tel:
More informationDesign of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications
RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication
More informationDesign and Implementation of Software Defined Radio Using Xilinx System Generator
International Journal of Scientific and Research Publications, Volume 2, Issue 12, December 2012 1 Design and Implementation of Software Defined Radio Using Xilinx System Generator Rini Supriya.L *, Mr.Senthil
More informationNational Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer
National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer Kaustubh Wagle and Niels Knudsen National Instruments, Austin, TX Abstract Single-bit delta-sigma
More informationOn the Study of Improving Noise Shaping Techniques in Wide Bandwidth Sigma Delta Modulators
On the Study of Improving Noise Shaping Techniques in Wide Bandwidth Sigma Delta Modulators By Du Yun Master Degree in Electrical and Electronics Engineering 2013 Faculty of Science and Technology University
More informationIntegrated Circuit Design for High-Speed Frequency Synthesis
Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency
More informationRealization of 8x8 MIMO-OFDM design system using FPGA veritex 5
Realization of 8x8 MIMO-OFDM design system using FPGA veritex 5 Bharti Gondhalekar, Rajesh Bansode, Geeta Karande, Devashree Patil Abstract OFDM offers high spectral efficiency and resilience to multipath
More informationOn-Chip Automatic Analog Functional Testing and Measurements
On-Chip Automatic Analog Functional Testing and Measurements Chuck Stroud, Foster Dai, and Dayu Yang Electrical & Computer Engineering Auburn University from presentation to Select Universities Technology,
More informationA 12 Bit Third Order Continuous Time Low Pass Sigma Delta Modulator for Audio Applications
ISSN : 2230-7109 (Online) ISSN : 2230-9543 (Print) IJECT Vo l. 2, Is s u e 4, Oc t. - De c. 2011 A 12 Bit Third Order Continuous Time Low Pass Sigma Delta Modulator for Audio Applications 1 Mohammed Arifuddin
More informationA 100-dB gain-corrected delta-sigma audio DAC with headphone driver
Analog Integr Circ Sig Process (2007) 51:27 31 DOI 10.1007/s10470-007-9033-0 A 100-dB gain-corrected delta-sigma audio DAC with headphone driver Ruopeng Wang Æ Sang-Ho Kim Æ Sang-Hyeon Lee Æ Seung-Bin
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationImplementation and Comparison of Low Pass FIR Filter on FPGA Using Different Techniques
Implementation and Comparison of Low Pass FIR Filter on FPGA Using Different Techniques Miss Pooja D Kocher 1, Mr. U A Patil 2 P.G. Student, Department of Electronics Engineering, DKTE S Society Textile
More informationBehavior Model of Noise Phase in a Phase Locked Loop Employing Sigma Delta Modulator
Behavior Model of Noise Phase in a Phase Locked Loop Employing Sigma Delta Modulator Tayebeh Ghanavati Nejad 1 and Ebrahim Farshidi 2 1,2 Electrical Department, Faculty of Engineering, Shahid Chamran University
More informationDesign of FIR Filter on FPGAs using IP cores
Design of FIR Filter on FPGAs using IP cores Apurva Singh Chauhan 1, Vipul Soni 2 1,2 Assistant Professor, Electronics & Communication Engineering Department JECRC UDML College of Engineering, JECRC Foundation,
More informationChapter 2: Digitization of Sound
Chapter 2: Digitization of Sound Acoustics pressure waves are converted to electrical signals by use of a microphone. The output signal from the microphone is an analog signal, i.e., a continuous-valued
More informationThe counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive
1 The counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive approximation converter. 2 3 The idea of sampling is fully covered
More informationESE 531: Digital Signal Processing
ESE 531: Digital Signal Processing Lec 11: February 20, 2018 Data Converters, Noise Shaping Lecture Outline! Review: Multi-Rate Filter Banks " Quadrature Mirror Filters! Data Converters " Anti-aliasing
More informationNonlinearities in Power Amplifier and its Remedies
International Journal of Electronics Engineering Research. ISSN 0975-6450 Volume 9, Number 6 (2017) pp. 883-887 Research India Publications http://www.ripublication.com Nonlinearities in Power Amplifier
More informationPerformance Improvement of Delta Sigma Modulator for Wide-Band Continuous-Time Applications
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Performance Improvement of Delta Sigma Modulator for Wide-Band Continuous-Time Applications Parvathy Unnikrishnan 1, Siva Kumari
More information