EMCA lab report. (Study and modelling of active components) HENRIC-HUGEUX. HENRIC Arnaud and HUGEUX François

Size: px
Start display at page:

Download "EMCA lab report. (Study and modelling of active components) HENRIC-HUGEUX. HENRIC Arnaud and HUGEUX François"

Transcription

1 EMCA lab report (Study and modelling of active components) HENRIC Arnaud and HUGEUX François Prepared for : Etienne Sicard and Sonia Bendhia 4 AE SE

2 Table of content Introduction Carrier I. Basic oscillator Structural diagram Microwind design Results I. Voltage Controle Oscillator Structural diagram Microwind design Results II. Shaping filter First solution Second solution Results Modulation I. Modulation test Conception Results II. Microwind design Analogue modelling Digital modelling III. Other solution Analogue modelling Digital modelling Conclusion Table of illustrations Bibliography AE SE

3 Introduction In order to put into practice the knowledge we acquired during our fourth year in automatism and electronics at INSA about modelling active components, we conducted a ten-hour study. Our plan consisted in designing an AM modulator with a frequency of 2.4GHz. In order to achieve this, we ve had to produce an oscillator at the frequency needed to get our carrier, then design the AM modulator. This modulator could be used to convey data via an antenna (not shown in this document). A second twosome worked on demodulation concurrently with our study. The software Microwind as well as the book «Basics of CMOS Cell Design» have been our support to conduct this study. I. Basic oscillator Carrier An oscillator can be easily designed by putting in series an odd number of logic gates NOT devised from N-MOS and P-MOS transistors then by connecting the last logic gate s output to the input of the first one. By taking into consideration the time it takes the signal to spread through the logic gates, we obtain an oscillator. Its frequency will be adjustable by two means: by increasing the signal s propagation time through the transistors, that s to say by increasing the width of the gate, or by adjusting the number of gates put in series, always maintaining an odd number. The diagram below illustrates the operation of the oscillator and its realization: Structural diagram VCC Q1 Q11 Q21 Q2 Q12 Out Q22 Figure 1 : Invert oscillator s structural diagram 4 AE SE ~ ~

4 Microwind design Figure 2 : Invert oscillator s Microwind design Results Figure 3 : Invert oscillator s results This signal s frequency is 35GHz; therefore this oscillator could be used in our study. There is one problem though: its frequency is not simply adjustable, it would then be quite hard to design since we need one particular frequency (2.4GHz). I. Voltage Controle Oscillator We therefore chose to design a VCO based on this technology, using an electronic circuit diagram by Ms. Sonia Bendhia published in the book «Basics of CMOS Cell Design». 4 AE SE ~ ~

5 Structural diagram VCC Q1 Q1 Q11 Q21 Vanal Q2 QD1 Q12 Q22 Q31 Q41 Q51 QS1 Vplage Q32 QD2 Q52 Sortie_VCO Sortie_MEF QS2 Figure 4 : VCO structural diagram QD1 and QD2 will have a greater W c compared to the other transistors in order to optimize the VCO s oscillation. Microwind design Figure 5 : VCO s Microwind design The DC voltage V plage, allows us to characterize a bandwidth of oscillations among which the DC voltage V anal is used to define more precisely the frequency we want. Sortie_VCO is the oscillator s output while Sortie_MEF stands for the output, shaped by an inverter circuit to get a square signal. 4 AE SE ~ ~

6 Results Figure 6 : VCO results II. Shaping filter Once our oscillating signal obtained, we decided to shape it in order to get a sinusoidal carrier. To achieve this, we chose to use a RC filter on our VCO s output in order to keep only the first harmonic of our signal. First solution Figure 7 : first filtering S_Filtré stands for the signal once it has been filtered by the RC filter. Unfortunately, an impedance incompatibility between our two structures makes the signal useless. 4 AE SE ~ ~

7 Second solution To solve this problem, we have had to adapt our filter to the oscillator impedance. We thus kept only one capacitor and used the resistor of the inverter circuit. Figure 8 : Second filter Results Figure 9 : Second filter s results The filtering was still not optimal, but we couldn t increase the value of the capacitor since it would have damaged our signal. We thus decided to keep this circuit to generate our carrier. 4 AE SE ~ ~

8 Modulation The modulation is usually carried out by multiplying the modulating signal and the carrier. As for us, we tried to use a simple transistor by connecting the carrier to the source and the modulating signal to the gate. The modulated signal should then be measurable on the drain. I. Modulation test To test our idea, we designed a single transistor. To the source we connected a sinusoidal voltage sinus1 with a 2.4GHz frequency signal to simulate our carrier and to the gate another sinusoidal voltage sinus2 with a 10MHz frequency to simulate an analogue modulating signal. Conception Sinus 1 Sinus 2 Q3 Figure 10 : MOS Modulator out Results Figure 11 : MOS modulator results This kind of modulation seems quite conclusive therefore we decided to keep it for the modulation of our study. 4 AE SE ~ ~

9 II. Microwind design We adjusted this circuit to our carrier in order to get this design : Figure 12 : Microwind design of an analogue modulator We tested our modulation with a analogue modulating signal and then a digital one and got the following results: Analogue modelling Figure 13 : Analogue modulation s result with analogue signal 4 AE SE ~ ~

10 Digital modelling Figure 14 : Analogue modulation s result with digital signal This king of modulation is working well as an analogue modulating signal. However, as a digital modulating signal it is not optimal. Indeed, when zeroing the modulating signal, the output voltage becomes floating because it is not connected to the ground. It therefore keeps its former value which can imply a low logic level at 1V. III. Other solution We thus decided to design a second circuit to pull down the voltage when the modulating signal is at a low logic level: -Modulant Porteuse Q5 Q4 Out Modulant Q6 Figure 15 : Digital modulator 4 AE SE ~ ~

11 Analogue modelling Digital modelling Figure 16 : Digital modulation s result with analogue signal Figure 17 : Digital modulation s result with digital signal This circuit produce a high quality digital modulation. However, if we use an analogue signal as modulating signal, we notice a deformation of the carrier due to impedance compatibility between the modulating circuit and the oscillator. To solve this problem, we need an operational amplificatory circuit, but it would to too complicated to design it at the frequency of 2.4GHz. We thus decided to keep both of our circuits, each one being fitted for one king of modulation. 4 AE SE ~ ~

12 Conclusion This study was for us the opportunity to discover a new aspect of semi-conductors through a practical experiment: the influence of components size on circuits behaviour. What s more, thanks to our teachers, we stepped into an electronic chip designer s shoes which enabled us to experience some issues new to us, electronics engineer students. 4 AE SE ~ ~

13 Table of illustrations Figure 1 : Invert oscillator s structural diagram Figure 2 : Invert oscillator s Microwind design Figure 3 : Invert oscillator s results Figure 4 : VCO structural diagram Figure 5 : VCO s Microwind design Figure 6 : VCO results Figure 7 : first filtering Figure 8 : Second filter Figure 9 : Second filter s results Figure 10 : MOS Modulator Figure 11 : MOS modulator results Figure 13 : Analogue modulation s result with analogue signal Figure 12 : Microwind design of an analogue modulator Figure 14 : Analogue modulation s result with digital signal Figure 15 : Digital modulator Figure 16 : Digital modulation s result with analogue signal Figure 17 : Digital modulation s result with digital signal Bibliography SICAR, E., & BENDHIA, S. (2007). Basics of CMOS Cell Design. Tata McGraw-Hill Education. 4 AE SE ~ ~

EMCA mini project report

EMCA mini project report EMCA mini project report The operational amplifier PORAUDEAU Thomas RANQUE Antony 25/01/2013 Table of Contents Table of Contents... 2 Introduction... 3 I. Studying the Op-Amp by itself... 3 II. Op-Amp

More information

International Journal of Scientific & Engineering Research, Volume 4, Issue 6, June ISSN

International Journal of Scientific & Engineering Research, Volume 4, Issue 6, June ISSN International Journal of Scientific & Engineering Research, Volume 4, Issue 6, June-2013 1 Design of Low Phase Noise Ring VCO in 45NM Technology Pankaj A. Manekar, Prof. Rajesh H. Talwekar Abstract: -

More information

An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band of Applications

An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band of Applications IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 10 April 2016 ISSN (online): 2349-784X An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band

More information

CMOS Inverter & Ring Oscillator

CMOS Inverter & Ring Oscillator CMOS Inverter & Ring Oscillator Theory: In this Lab we will implement a CMOS inverter and then use it as a building block for a Ring Oscillator. MOSfets (Metal Oxide Semiconductor Field Effect Transistors)

More information

Optimization of Digitally Controlled Oscillator with Low Power

Optimization of Digitally Controlled Oscillator with Low Power IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. I (Nov -Dec. 2015), PP 52-57 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Optimization of Digitally Controlled

More information

Fig 1: The symbol for a comparator

Fig 1: The symbol for a comparator INTRODUCTION A comparator is a device that compares two voltages or currents and switches its output to indicate which is larger. They are commonly used in devices such as They are commonly used in devices

More information

An Analog Phase-Locked Loop

An Analog Phase-Locked Loop 1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential

More information

CMOS circuit design Simulator in hands

CMOS circuit design Simulator in hands Deep-submicron CMOS circuit design Simulator in hands Etienne Sicard Sonia Delmas Bendhia Version 1.1 1 05/04/03 Acknowledgements Jean-Pierre Schoellkopf, Joseph-Georges Ferrante, Amaury Soubeyran, Thomas

More information

CMOS Digital Logic Design with Verilog. Chapter1 Digital IC Design &Technology

CMOS Digital Logic Design with Verilog. Chapter1 Digital IC Design &Technology CMOS Digital Logic Design with Verilog Chapter1 Digital IC Design &Technology Chapter Overview: In this chapter we study the concept of digital hardware design & technology. This chapter deals the standard

More information

Due date: Sunday, November 8 (midnight) Reading: HH sections , (pgs , )

Due date: Sunday, November 8 (midnight) Reading: HH sections , (pgs , ) Logic Gates Due date: Sunday, November 8 (midnight) Reading: HH sections 8.0 8., 8.0 8. (pgs. 7 9, 7 ) The next few labs will deal with digital logic. In practice, you will probably find these circuits

More information

A Review of Phase Locked Loop Design Using VLSI Technology for Wireless Communication.

A Review of Phase Locked Loop Design Using VLSI Technology for Wireless Communication. A Review of Phase Locked Loop Design Using VLSI Technology for Wireless Communication. PG student, M.E. (VLSI and Embedded system) G.H.Raisoni College of Engineering and Management, A nagar Abstract: The

More information

CMOS Schmitt Trigger A Uniquely Versatile Design Component

CMOS Schmitt Trigger A Uniquely Versatile Design Component CMOS Schmitt Trigger A Uniquely Versatile Design Component INTRODUCTION The Schmitt trigger has found many applications in numerous circuits, both analog and digital. The versatility of a TTL Schmitt is

More information

Introduction to deep-submicron CMOS circuit design

Introduction to deep-submicron CMOS circuit design National Institute of Applied Sciences Department of Electrical & Computer Engineering Introduction to deep-submicron CMOS circuit design Etienne Sicard http:\\intrage.insa-tlse.fr\~etienne 1 08/09/00

More information

HIGH PERFORMANCE VOLTAGE CONTROLLED OSCILLATOR (VCO) USING 65NM VLSI TECHNOLOGY

HIGH PERFORMANCE VOLTAGE CONTROLLED OSCILLATOR (VCO) USING 65NM VLSI TECHNOLOGY HIGH PERFORMANCE VOLTAGE CONTROLLED OSCILLATOR (VCO) USING 65NM VLSI TECHNOLOGY Ms. Ujwala A. Belorkar 1 and Dr. S.A.Ladhake 2 1 Department of electronics & telecommunication,hanuman Vyayam Prasarak Mandal

More information

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits In this lab, we will be looking at ac signals with MOSFET circuits and digital electronics. The experiments will be performed

More information

Electronic Circuits EE359A

Electronic Circuits EE359A Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 1 Memory and Advanced Digital Circuits - 2 Chapter 11 2 Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened.

More information

Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families

Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families 1 Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families 1. Introduction 2. Metal Oxide Semiconductor (MOS) logic 2.1. Enhancement and depletion mode 2.2. NMOS and PMOS inverter

More information

Note that none of the above MAY be a VALID ANSWER.

Note that none of the above MAY be a VALID ANSWER. ECE 270 Learning Outcome 1-1 - Practice Exam / Solution LEARNING OUTCOME #1: an ability to analyze and design CMOS logic gates. Multiple Choice select the single most appropriate response for each question.

More information

Study and Implementation of Phase Frequency Detector and Frequency Divider 45nm using CMOS Technology

Study and Implementation of Phase Frequency Detector and Frequency Divider 45nm using CMOS Technology Study and Implementation of Phase Frequency Detector and Frequency Divider 45nm using CMOS Technology Dhaval Modi Electronics and Communication, L. D. College of Engineering, Ahmedabad, India Abstract--This

More information

ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits

ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits Faculty of Engineering ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits CMOS Technology Complementary MOS, or CMOS, needs both PMOS and NMOS FET devices for their logic gates to be realized

More information

Lab 7 (Hands-On Experiment): CMOS Inverter, NAND Gate, and NOR Gate

Lab 7 (Hands-On Experiment): CMOS Inverter, NAND Gate, and NOR Gate Lab 7 (Hands-On Experiment): CMOS Inverter, NAND Gate, and NOR Gate EECS 170LB, Wed. 5:00 PM TA: Elsharkasy, Wael Ryan Morrison Buu Truong Jonathan Lam 03/05/14 Introduction The purpose of this lab is

More information

Digital Electronics Part II - Circuits

Digital Electronics Part II - Circuits Digital Electronics Part II - Circuits Dr. I. J. Wassell Gates from Transistors 1 Introduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits

More information

Technical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS

Technical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS Introduction As wireless system designs have moved from carrier frequencies at approximately 9 MHz to wider bandwidth applications like Personal Communication System (PCS) phones at 1.8 GHz and wireless

More information

In this experiment you will study the characteristics of a CMOS NAND gate.

In this experiment you will study the characteristics of a CMOS NAND gate. Introduction Be sure to print a copy of Experiment #12 and bring it with you to lab. There will not be any experiment copies available in the lab. Also bring graph paper (cm cm is best). Purpose In this

More information

Design of Phase Locked Loop as a Frequency Synthesizer Muttappa 1 Akalpita L Kulkarni 2

Design of Phase Locked Loop as a Frequency Synthesizer Muttappa 1 Akalpita L Kulkarni 2 IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 03, 2015 ISSN (online): 2321-0613 Design of Phase Locked Loop as a Frequency Synthesizer Muttappa 1 Akalpita L Kulkarni

More information

Converters. 1. Introduction. 13. Converters DEEP SUBMICRON CMOS DESIGN

Converters. 1. Introduction. 13. Converters DEEP SUBMICRON CMOS DESIGN 13 Converters 1. Introduction Our environment is full of analog signals that we need to monitor, to capture, to treat, to store, to modify and transmit, such as sound, temperature, humidity, light, radio

More information

Miniproject: AM Radio

Miniproject: AM Radio Objective UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE05 Lab Experiments Miniproject: AM Radio Until now, the labs have focused

More information

10MHz to 500MHz VCO Buffer Amplifiers with Differential Outputs

10MHz to 500MHz VCO Buffer Amplifiers with Differential Outputs 19-4797; Rev 0; 2/99 EVALUATION KIT MANUAL FOLLOWS DATA SHEET 10MHz to 500MHz VCO Buffer Amplifiers General Description The / are flexible, low-cost, highreverse-isolation buffer amplifiers for applications

More information

Digital logic families

Digital logic families Digital logic families Digital logic families Digital integrated circuits are classified not only by their complexity or logical operation, but also by the specific circuit technology to which they belong.

More information

22-NM CMOS DESIGN LIMITS

22-NM CMOS DESIGN LIMITS EMCA report 22-NM CMOS DESIGN LIMITS Céline MATHIAS, cmathias@etud.insa-toulouse.fr 4th year in Automatic control and electronic systems engineering Year 2010-2011 22-NM CMOS DESIGN LIMITS Abstract: This

More information

Place answers on the supplied BUBBLE SHEET only nothing written here will be graded.

Place answers on the supplied BUBBLE SHEET only nothing written here will be graded. ECE 270 Learning Outcome 1-1 - Practice Exam B OUTCOME #1: an ability to analyze and design CMOS logic gates. Multiple Choice select the single most appropriate response for each question. Note that none

More information

DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS

DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS Aman Chaudhary, Md. Imtiyaz Chowdhary, Rajib Kar Department of Electronics and Communication Engg. National Institute of Technology,

More information

CMOS VLSI Design (A3425)

CMOS VLSI Design (A3425) CMOS VLSI Design (A3425) Unit V Dynamic Logic Concept Circuits Contents Charge Leakage Charge Sharing The Dynamic RAM Cell Clocks and Synchronization Clocked-CMOS Clock Generation Circuits Communication

More information

An alternative approach to model the Internal Activity of integrated circuits.

An alternative approach to model the Internal Activity of integrated circuits. An alternative approach to model the Internal Activity of integrated circuits. N. Berbel, R. Fernández-García, I. Gil Departament d Enginyeria Electrònica UPC Barcelona Tech Terrassa, SPAIN nestor.berbel-artal@upc.edu

More information

Radio- Frequency Circuits

Radio- Frequency Circuits 12 Radio- Frequency Circuits Wireless communication systems require specific radio-frequency integrated circuits, which often require optimum performances. The radio-frequency integrated circuits have

More information

EE 330 Lecture 44. Digital Circuits. Dynamic Logic Circuits. Course Evaluation Reminder - All Electronic

EE 330 Lecture 44. Digital Circuits. Dynamic Logic Circuits. Course Evaluation Reminder - All Electronic EE 330 Lecture 44 Digital Circuits Dynamic Logic Circuits Course Evaluation Reminder - All Electronic Digital Building Blocks Shift Registers Sequential Logic Shift Registers (stack) Array Logic Memory

More information

EE 501 Lab 10 Output Amplifier Due: December 10th, 2015

EE 501 Lab 10 Output Amplifier Due: December 10th, 2015 EE 501 Lab 10 Output Amplifier Due: December 10th, 2015 Objective: Get familiar with output amplifier. Design an output amplifier driving small resistor load. Design an output amplifier driving large capacitive

More information

EXPERIMENT 12: DIGITAL LOGIC CIRCUITS

EXPERIMENT 12: DIGITAL LOGIC CIRCUITS EXPERIMENT 12: DIGITAL LOGIC CIRCUITS The purpose of this experiment is to gain some experience in the use of digital logic circuits. These circuits are used extensively in computers and all types of electronic

More information

Design of Power Supply Unit for Passive UHF RFID Tag

Design of Power Supply Unit for Passive UHF RFID Tag International Journal of Research Studies in Electrical and Electronics Engineering (IJRSEEE) Volume 3, Issue 2, 2017, PP 11-18 ISSN 2454-9436 (Online) DOI: http://dx.doi.org/10.20431/2454-9436.0302002

More information

Ultrahigh Speed Phase/Frequency Discriminator AD9901

Ultrahigh Speed Phase/Frequency Discriminator AD9901 a FEATURES Phase and Frequency Detection ECL/TTL/CMOS Compatible Linear Transfer Function No Dead Zone MIL-STD-883 Compliant Versions Available Ultrahigh Speed Phase/Frequency Discriminator AD9901 PHASE-LOCKED

More information

A New Approach for Op-amp based VCO Design Using 0.18um CMOS Technology

A New Approach for Op-amp based VCO Design Using 0.18um CMOS Technology International Journal of Industrial Electronics and Control. ISSN 0974-2220 Volume 6, Number 1 (2014), pp. 1-5 International Research Publication House http://www.irphouse.com A New Approach for Op-amp

More information

Session 3. CMOS RF IC Design Principles

Session 3. CMOS RF IC Design Principles Session 3 CMOS RF IC Design Principles Session Delivered by: D. Varun 1 Session Topics Standards RF wireless communications Multi standard RF transceivers RF front end architectures Frequency down conversion

More information

DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS

DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS Nilesh D. Patel 1, Gunjankumar R. Modi 2, Priyesh P. Gandhi 3, Amisha P. Naik 4 1 Research Scholar, Institute of Technology, Nirma University,

More information

Experiment 1: Amplifier Characterization Spring 2019

Experiment 1: Amplifier Characterization Spring 2019 Experiment 1: Amplifier Characterization Spring 2019 Objective: The objective of this experiment is to develop methods for characterizing key properties of operational amplifiers Note: We will be using

More information

Physics 116B TLC555 Timer Circuit

Physics 116B TLC555 Timer Circuit Physics 116B TLC555 Timer Circuit Physics116B, 1/17/07 D. Pellett 1 TLC555 Timer Circuit Variation on widely-used 555 timer using MOSFETs rather than BJTs Can be used to make (among other things): Schmitt

More information

An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology

An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology IJIRST International Journal for Innovative Research in Science & Technology Volume 2 Issue 10 March 2016 ISSN (online): 2349-6010 An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS

More information

EE 435 Switched Capacitor Amplifiers and Filters. Lab 7 Spring 2014 R 2 V OUT V IN. (a) (b)

EE 435 Switched Capacitor Amplifiers and Filters. Lab 7 Spring 2014 R 2 V OUT V IN. (a) (b) EE 435 Switched Capacitor Amplifiers and Filters Lab 7 Spring 2014 Amplifiers are widely used in many analog and mixed-signal applications. In most discrete applications resistors are used to form the

More information

INTEGRATED CIRCUITS. AN243 LVT (Low Voltage Technology) and ALVT (Advanced LVT)

INTEGRATED CIRCUITS. AN243 LVT (Low Voltage Technology) and ALVT (Advanced LVT) INTEGRATED CIRCUITS LVT (Low Voltage Technology) and ALVT (Advanced LVT) Author: Tinus van de Wouw January 1998 Author: Tinus van de Wouw, Philips Semiconductors, Nijmegen 1 INTRODUCTION Philips Semiconductors

More information

CMOS Schmitt Trigger A Uniquely Versatile Design Component

CMOS Schmitt Trigger A Uniquely Versatile Design Component CMOS Schmitt Trigger A Uniquely Versatile Design Component INTRODUCTION The Schmitt trigger has found many applications in numerous circuits both analog and digital The versatility of a TTL Schmitt is

More information

Reading. Lecture 17: MOS transistors digital. Context. Digital techniques:

Reading. Lecture 17: MOS transistors digital. Context. Digital techniques: Reading Lecture 17: MOS transistors digital Today we are going to look at the analog characteristics of simple digital devices, 5. 5.4 And following the midterm, we will cover PN diodes again in forward

More information

GOPALAN COLLEGE OF ENGINEERING AND MANAGEMENT Department of Electronics and Communication Engineering COURSE PLAN

GOPALAN COLLEGE OF ENGINEERING AND MANAGEMENT Department of Electronics and Communication Engineering COURSE PLAN Appendix - C GOPALAN COLLEGE OF ENGINEERING AND MANAGEMENT Department of Electronics and Communication Engineering Academic Year: 2016-17 Semester: EVEN COURSE PLAN Semester: VI Subject Code& Name: 10EC63

More information

ALTHOUGH zero-if and low-if architectures have been

ALTHOUGH zero-if and low-if architectures have been IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes

More information

Designing Information Devices and Systems II Fall 2017 Note 1

Designing Information Devices and Systems II Fall 2017 Note 1 EECS 16B Designing Information Devices and Systems II Fall 2017 Note 1 1 Digital Information Processing Electrical circuits manipulate voltages (V ) and currents (I) in order to: 1. Process information

More information

Phy 335, Unit 4 Transistors and transistor circuits (part one)

Phy 335, Unit 4 Transistors and transistor circuits (part one) Mini-lecture topics (multiple lectures): Phy 335, Unit 4 Transistors and transistor circuits (part one) p-n junctions re-visited How does a bipolar transistor works; analogy with a valve Basic circuit

More information

Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop

Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop Shaik. Yezazul Nishath School Of Electronics Engineering (SENSE) VIT University Chennai, India Abstract This paper outlines

More information

A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1

A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1 IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 01, 2014 ISSN (online): 2321-0613 A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power

More information

Chapter 6: Transistors and Gain

Chapter 6: Transistors and Gain I. Introduction Chapter 6: Transistors and Gain This week we introduce the transistor. Transistors are three-terminal devices that can amplify a signal and increase the signal s power. The price is that

More information

Module 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits

Module 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits Module 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits Objectives In this lecture you will learn the following Ratioed Logic Pass Transistor Logic Dynamic Logic Circuits

More information

Chlorophyll a/b-chlorophyll a sensor for the Biophysical Oceanographic Sensor Array

Chlorophyll a/b-chlorophyll a sensor for the Biophysical Oceanographic Sensor Array Intern Project Report Chlorophyll a/b-chlorophyll a sensor for the Biophysical Oceanographic Sensor Array Mary Ma Mentor: Zbigniew Kolber August 21 st, 2003 Introduction Photosynthetic organisms found

More information

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET) Difference between BJTs and FETs Transistors can be categorized according to their structure, and two of the more commonly known transistor structures, are the BJT and FET. The comparison between BJTs

More information

MICROCONTROLLER BASED THREE PHASE INVERTER Project index: PRJ 012

MICROCONTROLLER BASED THREE PHASE INVERTER Project index: PRJ 012 MICROCONTROLLER BASED THREE PHASE INVERTER Project index: PRJ 012 By SANG GIDEON KIPCHIRCHIR F17/2161/2004 Supervisor: Dr.-Ing. W. Mwema Examiner: Mr. Ogaba OBJECTIVE INTRODUCTION This project presents

More information

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications 1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications Ashish Raman and R. K. Sarin Abstract The monograph analysis a low power voltage controlled ring oscillator, implement using

More information

HMC3716LP4E FREQUENCY DIVIDERS AND DETECTORS - SMT. Typical Applications. General Description. Functional Diagram

HMC3716LP4E FREQUENCY DIVIDERS AND DETECTORS - SMT. Typical Applications. General Description. Functional Diagram Typical Applications The HMC3716LPE is ideal for: Point-to-Point Radios Satellite Communication Systems Military Applications Sonet Clock Generation General Description Functional Diagram Features Ultra

More information

4-bit counter circa bit counter circa 1990

4-bit counter circa bit counter circa 1990 Digital Logic 4-bit counter circa 1960 8-bit counter circa 1990 Logic gates Operates on logical values (TRUE = 1, FALSE = 0) NOT AND OR XOR 0-1 1-0 0 0 0 1 0 0 0 1 0 1 1 1 0 0 0 1 0 1 0 1 1 1 1 1 0 0 0

More information

Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators

Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 141 Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill,

More information

1 Signals and systems, A. V. Oppenhaim, A. S. Willsky, Prentice Hall, 2 nd edition, FUNDAMENTALS. Electrical Engineering. 2.

1 Signals and systems, A. V. Oppenhaim, A. S. Willsky, Prentice Hall, 2 nd edition, FUNDAMENTALS. Electrical Engineering. 2. 1 Signals and systems, A. V. Oppenhaim, A. S. Willsky, Prentice Hall, 2 nd edition, 1996. FUNDAMENTALS Electrical Engineering 2.Processing - Analog data An analog signal is a signal that varies continuously.

More information

Effect of Aging on Power Integrity of Digital Integrated Circuits

Effect of Aging on Power Integrity of Digital Integrated Circuits Effect of Aging on Power Integrity of Digital Integrated Circuits A. Boyer, S. Ben Dhia Alexandre.boyer@laas.fr Sonia.bendhia@laas.fr 1 May 14 th, 2013 Introduction and context Long time operation Harsh

More information

Examining and Modifying Marker Generator Output

Examining and Modifying Marker Generator Output Examining and Modifying Marker Generator Output 10/26/99 Chuck Olson, WB9KZY Jackson Harbor Press http://jacksonharbor.home.att.net jacksonharbor@att.net Recently, I received an email mentioning missing

More information

Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates

Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates Learning Outcome: an ability to analyze and design CMOS logic gates Learning Objectives: 1-1. convert numbers from one base (radix) to another:

More information

INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS

INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS FUNCTIONS OF A TRANSMITTER The basic functions of a transmitter are: a) up-conversion: move signal to desired RF carrier frequency.

More information

74VHC4046 CMOS Phase Lock Loop

74VHC4046 CMOS Phase Lock Loop 74VHC4046 CMOS Phase Lock Loop General Description The 74VHC4046 is a low power phase lock loop utilizing advanced silicon-gate CMOS technology to obtain high frequency operation both in the phase comparator

More information

Fully integrated CMOS transmitter design considerations

Fully integrated CMOS transmitter design considerations Semiconductor Technology Fully integrated CMOS transmitter design considerations Traditionally, multiple IC chips are needed to build transmitters (Tx) used in wireless communications. The difficulty with

More information

ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications. Nick Krajewski CMPE /16/2005

ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications. Nick Krajewski CMPE /16/2005 ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications Nick Krajewski CMPE 640 11/16/2005 Introduction 4 Working Groups within Wireless Analog and Mixed Signal (0.8 10 GHz) (Covered

More information

DATA SHEET. HEF4046B MSI Phase-locked loop. For a complete data sheet, please also download: INTEGRATED CIRCUITS

DATA SHEET. HEF4046B MSI Phase-locked loop. For a complete data sheet, please also download: INTEGRATED CIRCUITS INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF,

More information

Exercise 1: DC Operation of a NOT and an OR-TIE

Exercise 1: DC Operation of a NOT and an OR-TIE Open Collector and Other TTL Gates Digital Logic Fundamentals Exercise 1: DC Operation of a NOT and an OR-TIE EXERCISE OBJECTIVE When you have completed this exercise, you will be able to demonstrate the

More information

FM Radio Transmitter & Receiver Modules

FM Radio Transmitter & Receiver Modules Features Miniature SIL package Fully shielded Data rates up to 128kbits/sec Range up to 300 metres Single supply voltage Industry pin compatible T5-434 Temp range -20 C to +55 C No adjustable components

More information

Lab 8: SWITCHED CAPACITOR CIRCUITS

Lab 8: SWITCHED CAPACITOR CIRCUITS ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 8 Lab 8: SWITCHED CAPACITOR CIRCUITS Goal The goals of this experiment are: - Verify the operation of basic switched capacitor cells, - Measure

More information

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407 Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,

More information

Delay-based clock generator with edge transmission and reset

Delay-based clock generator with edge transmission and reset LETTER IEICE Electronics Express, Vol.11, No.15, 1 8 Delay-based clock generator with edge transmission and reset Hyunsun Mo and Daejeong Kim a) Department of Electronics Engineering, Graduate School,

More information

CLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1

CLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1 19-2575; Rev 0; 10/02 One-to-Four LVCMOS-to-LVPECL General Description The low-skew, low-jitter, clock and data driver distributes one of two single-ended LVCMOS inputs to four differential LVPECL outputs.

More information

Study the Analysis of Low power and High speed CMOS Logic Circuits in 90nm Technology

Study the Analysis of Low power and High speed CMOS Logic Circuits in 90nm Technology 43 Study the Analysis of Low power and High speed CMOS Logic Circuits in 90nm Technology Fazal Noorbasha 1, Ashish Verma 1 and A.M. Mahajan 2 1. Laboratory of VLSI and Embedded Systems, Deptt. Of Physics

More information

A CMOS CURRENT CONTROLLED RING OSCILLATOR WITH WIDE AND LINEAR TUNING RANGE

A CMOS CURRENT CONTROLLED RING OSCILLATOR WITH WIDE AND LINEAR TUNING RANGE A CMOS CURRENT CONTROLLED RING OSCILLATOR WI WIDE AND LINEAR TUNING RANGE Abstract Ekachai Leelarasmee 1 1 Electrical Engineering Department, Chulalongkorn University, Bangkok 10330, Thailand Tel./Fax.

More information

Sophomore Physics Laboratory (PH005/105) Analog Electronics Phase Locked Loop (PLL)

Sophomore Physics Laboratory (PH005/105) Analog Electronics Phase Locked Loop (PLL) CALIFORNIA INSTITUTE OF TECHNOLOGY PHYSICS MATHEMATICS AND ASTRONOMY DIVISION Sophomore Physics Laboratory (PH005/105) Analog Electronics Phase Locked Loop (PLL) Copyright c Virgínio de Oliveira Sannibale,

More information

CMOS Cascode Transconductance Amplifier

CMOS Cascode Transconductance Amplifier CMOS Cascode Transconductance Amplifier Basic topology. 5 V I SUP v s V G2 M 2 iout C L v OUT Device Data V Tn = 1 V V Tp = 1 V µ n C ox = 50 µa/v 2 µ p C ox = 25 µa/v 2 λ n = 0.05 V 1 λ p = 0.02 V 1 @

More information

ELECTRONICS ADVANCED SUPPLEMENTARY LEVEL

ELECTRONICS ADVANCED SUPPLEMENTARY LEVEL ELECTRONICS ADVANCED SUPPLEMENTARY LEVEL AIMS The general aims of the subject are : 1. to foster an interest in and an enjoyment of electronics as a practical and intellectual discipline; 2. to develop

More information

ECE380 Digital Logic. Logic values as voltage levels

ECE380 Digital Logic. Logic values as voltage levels ECE380 Digital Logic Implementation Technology: NMOS and PMOS Transistors, CMOS logic gates Dr. D. J. Jackson Lecture 13-1 Logic values as voltage levels V ss is the minimum voltage that can exist in the

More information

List of Figures. Sr. no.

List of Figures. Sr. no. List of Figures Sr. no. Topic No. Topic 1 1.3.1 Angle Modulation Graphs 11 2 2.1 Resistor 13 3 3.1 Block Diagram of The FM Transmitter 15 4 4.2 Basic Diagram of FM Transmitter 17 5 4.3 Circuit Diagram

More information

Capacitive Touch Sensing Tone Generator. Corey Cleveland and Eric Ponce

Capacitive Touch Sensing Tone Generator. Corey Cleveland and Eric Ponce Capacitive Touch Sensing Tone Generator Corey Cleveland and Eric Ponce Table of Contents Introduction Capacitive Sensing Overview Reference Oscillator Capacitive Grid Phase Detector Signal Transformer

More information

UNIT III ANALOG MULTIPLIER AND PLL

UNIT III ANALOG MULTIPLIER AND PLL UNIT III ANALOG MULTIPLIER AND PLL PART A (2 MARKS) 1. What are the advantages of variable transconductance technique? [AUC MAY 2012] Good Accuracy Economical Simple to integrate Reduced error Higher bandwidth

More information

6.101 Introductory Analog Electronics Laboratory

6.101 Introductory Analog Electronics Laboratory 6.101 Introductory Analog Electronics Laboratory Spring 2015, Instructor Gim Hom Project Proposal Transmitting, Receiving, and Interpreting ECG Waveforms Daniel Moon (dhmoon@mit.edu) Thipok (Ben) Rak-amnouykit

More information

Digital Integrated Circuits - Logic Families (Part II)

Digital Integrated Circuits - Logic Families (Part II) Digital Integrated Circuits - Logic Families (Part II) MOSFET Logic Circuits MOSFETs are unipolar devices. They are simple, small in size, inexpensive to fabricate and consume less power. MOS fabrication

More information

Electronics Interview Questions

Electronics Interview Questions Electronics Interview Questions 1. What is Electronic? The study and use of electrical devices that operate by controlling the flow of electrons or other electrically charged particles. 2. What is communication?

More information

Design of 2.4 GHz Oscillators In CMOS Technology

Design of 2.4 GHz Oscillators In CMOS Technology Design of 2.4 GHz Oscillators In CMOS Technology Mr. Pravin Bodade Department of electronics engineering Priyadarshini College of engineering Nagpur, India prbodade@gmail.com Ms. Divya Meshram Department

More information

BLOCK DIAGRAM. Functionality Table 1 details the differences between the parts to assist designers in selecting the optimal part for their design.

BLOCK DIAGRAM. Functionality Table 1 details the differences between the parts to assist designers in selecting the optimal part for their design. FEATURES LVPECL Outputs Optimized for Very Low Phase Noise (-165dBc/Hz) Up to 800MHz Bandwidth Selectable 1, 2 Output Selectable Enable Logic 3.0V to 3.6V Operation RoHS Compliant Pb Free Packages BLOCK

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic

More information

Description of the AM Superheterodyne Radio Receiver

Description of the AM Superheterodyne Radio Receiver Superheterodyne AM Radio Receiver Since the inception of the AM radio, it spread widely due to its ease of use and more importantly, it low cost. The low cost of most AM radios sold in the market is due

More information

Keywords - Analog Multiplier, Four-Quadrant, FVF Differential Structure, Source Follower.

Keywords - Analog Multiplier, Four-Quadrant, FVF Differential Structure, Source Follower. Characterization of CMOS Four Quadrant Analog Multiplier Nipa B. Modi*, Priyesh P. Gandhi ** *(PG Student, Department of Electronics & Communication, L. C. Institute of Technology, Gujarat Technological

More information

Evaluation of the Masked Logic Style MDPL on a Prototype Chip

Evaluation of the Masked Logic Style MDPL on a Prototype Chip Evaluation of the Masked Logic Style MDPL on a Prototype Chip Thomas Popp, Mario Kirschbaum, Thomas Zefferer Graz University of Technology Institute for Applied Information Processing and Communications

More information

320MHz Digital Phase Lock Loop. Patrick Spinney Department of Electrical Engineering University of Maine

320MHz Digital Phase Lock Loop. Patrick Spinney Department of Electrical Engineering University of Maine 320MHz Digital Phase Lock Loop Patrick Spinney Department of Electrical Engineering University of Maine December 2004 Abstract DPLLs (Digital Phase Locked Loop) are commonly used in communications systems.

More information

In-Class Exercises for Lab 2: Input and Output Impedance

In-Class Exercises for Lab 2: Input and Output Impedance In-Class Exercises for Lab 2: Input and Output Impedance. What is the output resistance of the output device below? Suppose that you want to select an input device with which to measure the voltage produced

More information