Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families
|
|
- Sandra Haynes
- 5 years ago
- Views:
Transcription
1 1 Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families 1. Introduction 2. Metal Oxide Semiconductor (MOS) logic 2.1. Enhancement and depletion mode 2.2. NMOS and PMOS inverter 2.3. CMOS logic 3. Emitter Coupled Logic (ECL) 3.1. ECL AND/NAND gate 3.2. ECL OR/NOR gate 3.3. ECL subfamilies 4. Interfacing with MOS and ECL devices 5. Summary Learning Objectives: 1. To understand CMOS and ECL logic 2. To understand working of basic logic gates of MOS logic and ECL 3. To get familiar with different subfamilies of MOS and ECL 4. To study characteristics and performance parameters 5. To understand how to interface ECL and MOS gates with other devices
2 2 1 Introduction: MOSFETs have become very popular for logic circuits due to a high density of fabrication and low power dissipation. When MOS devices are used in logic circuits, there can be circuits in which either only p- or only n-channel devices are used. Such circuits are referred to as PMOS and NMOS logic respectively. It is also possible to fabricate enhancement mode p-channel and n-channel MOS devices on the same chip. Such devices are referred to as complementary MOSFETs and logic based on these devices is known as CMOS logic. The power dissipation is extremely small for CMOS and hence, CMOS logic has become very popular. ECL is a high speed logic family based on bipolar junction transistor. It basically operates on current mode of operation. In this logic family, transistors are not allowed to go into deep saturation, which eliminates the storage delays. Transistors are driven either in cut-off or in active region. In this module, the focus is on understanding principle, construction, working and classification MOS and ECL families. 2. Metal Oxide Semiconductor (MOS) logic The MOS logic family is based on Metal Oxide Semiconductor Field Effect Transistor (MOSFET) devices. As compared to bipolar logic families, the MOS families are simpler and low power devices. A field effect transistor is made by growing a very thin layer of SiO 2 over a semiconductor material. A metal such as aluminum is deposited over the dielectric layer of SiO 2 to obtain MOS device. 2.1 Enhancement and Depletion mode There are two types of MOSFETs a. Enhancement type MOSFET b. Depletion type MOSFET Just Similar to junction field effect transistors, there are n-channel as well as p-channel MOSFETs. N-channel devices are more popular than p-channel devices because of their higher speed. Basic principle of operation of p-channel and n-channel MOSFETs is the same. P-channel
3 3 MOSFETs are considered as obsolete for independent or individual devices but are found to be useful in complementary MOS (CMOS) technology. a. Enhancement MOSFET: Enhancement type MOSFETs are the popular switching devices in most MOS families. The basic structure of n-channel enhancement type MOSFET is shown in Figure 1. Source Gate Drain Source Gate Drain SiO 2 Metal n+ n+ P substrate Vgs n+ n+ P substrate Figure 1: n-channel MOSFET Source and drain are formed by two n-type regions which are diffused into a p-type substrate. A thin layer of silicon dioxide is grown over this and by masking, etching and metallization processes, metallic contacts are taken from the source and the drain. A metal gate is formed above the dielectric layer. Initially, without bias condition, has no channel between the source and the drain. A positive voltage greater than threshold voltage V T is applied at the gate. Due to this field from the gate, the electronics (minority charge carriers) from the substrate are attracted towards the gate between the source and the drain regions. In the process, they form an n channel by making the region between the source and the drain n type. This channel makes it possible for the electrons to flow from the source to the drain, when a positive voltage is applied at the drain. Since the application of a positive voltage at the gate enhances the channel width, this device is referred
4 4 to as an enhancement mode device or an enhancement MOSFET. An increase in the drain voltage increases the drain current thereby producing resistor type operation for small voltages similar to JFET. A pinch-off occurs, when the drain to source voltage is sufficiently large, which reduces the field near the drain to zero and makes the drain current relatively constant. These devices are normally OFF when Vgs=0 and can be turned ON by making Vgs greater than source voltage for n-mos or lesser than the source voltage for p-mos. b. Depletion MOSFET: Depletion MOS device is fabricated by diffusing n type of impurity between the two n-type regions, which acts as a channel between the source and the drain. In this device, current flows between drain and source even in the absence of a positive voltage at the gate. This causes depletion of the channel and hence it is called depletion MOSFET. The circuit symbol for n channel and p channel MOSFETs are shown in Figure 2.The depletion-mode MOSFETs are normally ON at zero gate-source voltage. Such devices are used as load resistors in logic circuits. D D G G S S (a) (b) Figure 2 Circuit Symbols of MOSFETs (a) Enhancement type n channel MOSFET (b) Enhancement type p channel MOSFET 2.2 NMOS and PMOS Inverter MOS logic family is simplest to fabricate and consumes less power because it requires only one basic element NMOS or PMOS FETs. IT does not require other devices like resistors or diodes. Due to ease of fabrication and low power dissipation, MOS family is most suited for VLSI applications.
5 5 NMOS iverter The basic NMOS gate is an inverter in Figure 3 in which T1 is an enhancement MOSFET which acts as driver and T2 is either an enhancement or depletion MOSFET which acts as a load. Instead of fabricating diffusion resistor for load, which usually occupies an area about 20 times that of a MOS device, MOSFET itself is used as the load. This enables a high density of fabrication, making large scale integration possible with the use of MOS logic. +Vdd T1 Y= Fig. 3 NMOS inverter T2 A When input is logic 1 i.e. +Vdd, T2 is ON and T1 is OFF and Y= logic 0 appears at the output. When input is logic 0, T2 is cut off and T1 is ON thus making output Y equal to Vdd i.e. logic 1. PMOS Inverter -Vdd T1 Y= T2 A Figure 4 PMOS Inverter
6 6 The PMOS logic family uses P-channel enhancement mode MOSFETS. An inverter circuit using PMOS logic is as shown in Figure 4. P channel MOSFET T1 acts as an active load for the MOSFET T2. Here, GND represents a logic 1 and VDD represent a logic 0 for a positive logic system. When the input is grounded (i.e. logic 1 ), T2 remains in a cut-off mode and VDD appears at the output through the conducting T1. When the input is at VDD or near VDD, T2 gets into the conducting mode, and the output goes to near-zero potential (i.e. at logic 1 ). 2.3 CMOS Logic The CMOS (Complementary Metal Oxide Semiconductor) logic family uses both N-type and Ptype enhancement type MOSFETs to realize different logic functions. These two MOSFETs are designed to have matching characteristics. The main advantage of the CMOS logic family over the bipolar logic families is an extremely low power dissipation. This is because, CMOS devices draw power only when they are switching. This allows integration of a much larger number of CMOS gates on a chip, than would have been possible with bipolar or NMOS technology. CMOS technology today is the dominant semiconductor technology used for making microprocessors, memory devices and application-specific integrated circuits (ASICs). CMOS Inverter +Vdd T1 Y= A T2 Figure 5 CMOS Inverter
7 7 CMOS inverter is the basic building block of CMOS logic. It consists of a pair of N-channel and P-channel MOSFETs connected in cascade configuration as shown in Figure 5. When the input is in the HIGH state (logic 1 ), P-channel MOSFET T1 is in the cut-off state or switched OFF, while the N-channel MOSFET T2 is conducting i.e. switched ON. The conducting MOSFET provides a path from ground to output and the output is LOW (logic 0 ). When the input is in the LOW state (logic 0 ), Q1 is in conduction while T2 is in cut-off. The conducting P-channel device provides a path for VDD to appear at the output, so that the output is in HIGH or logic 1 state. It is observee that, there is no conduction path between VDD and ground in either of the input conditions the logic 1 or 0 state.. Hence, there is practically zero power dissipation in static conditions. CMOS logic has different output configurations: a. CMOS with open drain output b. CMOS with tri-state output The outputs of conventional CMOS gates should not be shorted together. If the input conditions are such that the output of one inverter is HIGH and that of the other is LOW, the output circuit is like a voltage divider network with two identical resistors equal to the ON-resistance of a conducting MOSFET. At this point, the output is approximately equal to VDD/2, which lies in the indeterminate range and is therefore unacceptable. Similar to tristate TTL, CMOS devices are also available with tristate outputs. The operation of tristate CMOS devices is similar to that of tristate TTL. Unused inputs of CMOS devices should never be left floating or unconnected. A floating input is highly susceptible to picking up noise and accumulating static charge. This can often lead to simultaneous conduction of P-channel and N-channel devices on the chip, which causes increased power dissipation and overheating. Unused inputs of CMOS gates should either be connected to ground, or VDD or shorted to another input. CMOS ICs CMOS series 4000 was the first version of the family. It is now referred as 4000A-series. 4000B is improved version of the 4000A series and has higher current capabilities. In addition, 74C series is a pin to pin compatible with TTL series is also available.
8 8 BiCMOS Logic In BiCMOS logic family bipolar and CMOS devices are integrated on a single chip. It provides the advantages present in bipolar and CMOS logic families. The bipolar logic families such as TTL and ECL have the advantages of a faster switching speed and a larger output drive current capability and CMOS logic has the advantage of a lower power dissipation, a higher noise margin, and a larger packing density. BiCMOS logic attempts to get the best of both logic families. 3. Emitter coupled logic (ECL) ECL is a high speed logic family based on bipolar junction transistor. It basically operates on current mode of operation. In this logic family, transistors are not allowed to go into deep saturation, which eliminates the storage delays. Transistors are driven either in cut-off or in active region. The difference in the voltage levels corresponding to logic LOW and HIGH states, is kept small (typically 0.85 V), with the result that the output capacitance needs to be charged and discharged, by a relatively much smaller voltage. It is the fastest of all the logic families. Propagation delays are less than 1ns per gate. 3.1 ECL AND/NAND gate: Figure 6 shows internal schematic of ECL logic gate. It is divided into three sections viz. input stage, differential amplifier and output stage. These are referred to as emitter-coupled because, differential amplifier configuration has emitters of two transistors coupled together. As shown in the Figure, the circuit is divided into three parts: 1. Differential amplifier: It performs the logic operation. 2. Emitter followers: DC shifting of the inputs and outputs is performed so that, logic 0 voltage and logic 1 voltage will be same for inputs and outputs. 3. Output transistors are used in parallel with Q1 to get the required fan in.
9 9 R1 R2 Y=AB Y=AB+B=AB A Q1 I1 Q2 I2 B Q3 I3 Q4 I4 Iconst=I3+I4 Vref A B AND NAND -VEE Figure 6: Internal schematic of ECL AND/NAND logic gate In ECL, the positive end of the supply is connected to the ground and the other end to the negative of the supply. This is done to minimize the effect of noise induced in the power supply, as well as any accidental short protection developed between the output and ground. Due to this configuration, the voltage generated for logic 0 and logic 1 is negative. As seen in Figure, emitters of Q1(PNP) and Q2(PNP) are connected together and sum of currents I1 and I2 forms the collector current of transistor Q3(PNP) i.e. I3=I1+I2. The emitters of Q3 and Q3 are connected to constant current source Iconst=I3+I4. The base of transistors Q3 and Q4(PNP) are connected to fixed reference voltage Vref. Consider logic 0 as more negative voltage and logic 1 as less negative voltage which is nearly equal to 0V. Conditions for inputs A and B are tabulated as follows:
10 10 A B Y(AND) 0 (-ve) 0(-ve) 0(-ve) 0(-ve) 1(0V) 0(-ve) 1(0V) 0(-ve) 0(-ve) 1(0V) 1(0v) 1(0V) Consider A=0 and B=0 i.e. logic 0. Both the transistors Q1 and Q3 are ON, carrying more current. One can observe that I4 is constant and I3=I1+I2. Thus, in order make I const as constant I3 has to be adjusted so that Q3 would be more conducting or less conducting. This in turn makes Q2 more or less conducting and hence accordingly output would be more negative or less negative. This is true for all cases of A and B. 3.2 ECL OR/NOR gate: +Vcc Q8 Q6 Q7 OR NOR Q1 Q2 Q3 Q4 Q5 O/P O/P Y R EE A B C D A B C D Figure 7: ECL OR/NOR OR NOR
11 11 Figure 7 shows a typical internal schematic of an OR/NOR gate. The circuit comprises of a differential amplifier input circuit with one side of the differential pair, having multiple transistors depending upon the number of inputs to the gate, a voltage- and temperaturecompensated bias network and emitter follower outputs. Typical values of power supply voltages are VCC= 0 and VEE= 5.2 V. The nominal logic levels are logic LOW=logic 0 = 1.75 V and logic HIGH = logic 1 = 0.9 V, assuming a positive logic system. The bias network configured around transistor Q6 produces a voltage of typically 1.29V at its emitter terminal. This leads to a voltage of 2.09V at the junction of all emitter terminals of various transistors in the differential amplifier, assuming 0.8V to be the required forward-biased P N junction voltage. Now, let us assume that all inputs are in a logic 0 state, that is, the voltage at the base terminals of various input transistors is 1.75 V. This means that, the transistors Q1, Q2, Q3 and Q4 will remain in cut-off state since their base-emitter junctions are not forward biased by the required voltage. This leads us to infer that the transistor Q7 is conducting, producing a logic 0 output, and transistor Q8 is in cut-off, producing a logic 1 output. If any one or all of the inputs are driven to logic 1 status, that is, a nominal voltage of 0.9V is applied to the inputs, The base-emitter voltage differential of transistors, (Q1 Q4) exceeds the required forward-biasing threshold, with the result that these transistors start conducting. This leads to a rise in voltage at the common-emitter terminal, which now becomes approximately 1.7V, since the common-emitter terminal is now 0.8V more negative than the base terminal voltage. With rise in the common-emitter terminal voltage, the base-emitter differential voltage of Q5 becomes 0.31 V, driving Q5 to cut-off. The Q7 and Q8 emitter terminals respectively go to logic 1 and logic 0. This explains how the basic schematic functions as an OR/NOR gate. It should be noted that the differential action of the switching transistors (where one section is ON while the other is OFF) leads to a simultaneous availability of complementary signals at the output. 3.3 ECL Subfamilies There are many ECL subfamilies. They differ in characteristics like propagation delay, power dissipation per gate and speed. First ECL series i.e. MECL-I was marketed by Motorola.
12 Different subfamilies of ECL logic include MECL-II, MECL-III, MECL 10K, MECL 10H and MECL 10E were launched so far Interfacing In designing many complex digital applications it is necessary to connect signals from different ICs together. Interfacing means connecting outputs of one circuit or system to the inputs of another system with different electrical characteristics. In this section, the focus on inter converter circuits used to interface different logic families. ECL to TTL and TTL to ECL TTL-to-ECL and ECL-to-TTL interface connections are not simple because their power supply requirements differ widely. ECL devices have differential inputs and differential outputs. The special chips are available that address all these aspects. These are known as level translators. MC10124 is one such quad of TTL-to-ECL level translator. It consists of four independent single-input and complementary-output translators inside the chip as shown in Figure 8 MC10125 is a level translator for ECL-to-TTL interfaces. Input TTL ECL Output TTL to ECL Translator MC (a)
13 13 Input ECL ECL to TTL Translator TTL Output MC (b) Figure 8 Interfacing TTL to ECL and ECL to TTL CMOS and TTL are the two most popular and widely used logic families. Although ICs of the same logic family have no special interface requirements, which means that, one can directly connect the output of one to the input of the other, the same is not true if digital ICs belonging to different logic families are to be interconnected. Incompatibility of ICs belonging to different families mainly arises from different voltage levels and current requirements associated with LOW and HIGH logic states at the inputs and outputs. +5V Input Output CMOS LS TTL Figure 9 CMOS to LS TTL Interface
14 14 TTL-to-CMOS Interface In the TTL-to-CMOS interface, current compatibility is always present. The voltage level compatibility in the two states is a problem. VOH (min.) of TTL devices is too low as regards the VIH (min.) requirement of CMOS devices. When the two devices are operating on the same power supply voltage( 5 V), a pull-up resistor of 10 kῼ achieves compatibility. +5V 10K Input Output TTL CMOS Summary: Figure 10 Interfacing TTL to CMOS In this module, the CMOS and ECL logic families are discussed in details. Enhancement and depletion type are the basics modes of the MOS logic and PMOS and NMOS are two basic types of MOS devices. Out of these, NMOS is the most popularly used. However, use of complementary MOS is popular in order to reduce the circuit complexity and improve performance. Various basic CMOS logic gates such as inverter, NAND and NOR are discussed. ECL is a high speed logic family based on bipolar junction transistor. It basically operates on current mode of operation. In this family, the logic 1 is the voltage near 0V whereas the logic 0 is some negative voltage. There are number of subfamilies available to cater to the need of propagation delay and power dissipation. Interfacing the CMOS, ECL and TTL are discussed next and different interfacing circuits are presented. It is observed that interfacing ECL and CMOS is the most difficult due to different power requirements.
Design cycle for MEMS
Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor
More informationDigital Integrated Circuits - Logic Families (Part II)
Digital Integrated Circuits - Logic Families (Part II) MOSFET Logic Circuits MOSFETs are unipolar devices. They are simple, small in size, inexpensive to fabricate and consume less power. MOS fabrication
More informationDepletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET
Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage
More informationINTRODUCTION: Basic operating principle of a MOSFET:
INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying
More informationTransistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.
Unit 1 Basic MOS Technology Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Levels of Integration:- i) SSI:-
More informationECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits
Faculty of Engineering ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits CMOS Technology Complementary MOS, or CMOS, needs both PMOS and NMOS FET devices for their logic gates to be realized
More informationModule-1: Logic Families Characteristics and Types. Table of Content
1 Module-1: Logic Families Characteristics and Types Table of Content 1.1 Introduction 1.2 Logic families 1.3 Positive and Negative logic 1.4 Types of logic families 1.5 Characteristics of logic families
More informationLogic Families. Describes Process used to implement devices Input and output structure of the device. Four general categories.
Logic Families Characterizing Digital ICs Digital ICs characterized several ways Circuit Complexity Gives measure of number of transistors or gates Within single package Four general categories SSI - Small
More informationAbu Dhabi Men s College, Electronics Department. Logic Families
bu Dhabi Men s College, Electronics Department Logic Families There are several different families of logic gates. Each family has its capabilities and limitations, its advantages and disadvantages. The
More informationUnit III FET and its Applications. 2 Marks Questions and Answers
Unit III FET and its Applications 2 Marks Questions and Answers 1. Why do you call FET as field effect transistor? The name field effect is derived from the fact that the current is controlled by an electric
More informationEE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 23 p. 1/16 EE 42/100 Lecture 23: CMOS Transistors and Logic Gates ELECTRONICS Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad University
More informationDigital Electronics Part II - Circuits
Digital Electronics Part II - Circuits Dr. I. J. Wassell Gates from Transistors 1 Introduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits
More informationDigital logic families
Digital logic families Digital logic families Digital integrated circuits are classified not only by their complexity or logical operation, but also by the specific circuit technology to which they belong.
More informationTECHNO INDIA BATANAGAR (DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING) QUESTION BANK- 2018
TECHNO INDIA BATANAGAR (DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING) QUESTION BANK- 2018 Paper Setter Detail Name Designation Mobile No. E-mail ID Raina Modak Assistant Professor 6290025725 raina.modak@tib.edu.in
More informationThe entire range of digital ICs is fabricated using either bipolar devices or MOS devices or a combination of the two. Bipolar Family DIODE LOGIC
Course: B.Sc. Applied Physical Science (Computer Science) Year & Sem.: IInd Year, Sem - IIIrd Subject: Computer Science Paper No.: IX Paper Title: Computer System Architecture Lecture No.: 10 Lecture Title:
More informationChapter 6 Digital Circuit 6-6 Department of Mechanical Engineering
MEMS1082 Chapter 6 Digital Circuit 6-6 TTL and CMOS ICs, TTL and CMOS output circuit When the upper transistor is forward biased and the bottom transistor is off, the output is high. The resistor, transistor,
More informationIC Logic Families. Wen-Hung Liao, Ph.D. 5/16/2001
IC Logic Families Wen-Hung Liao, Ph.D. 5/16/2001 Digital IC Terminology Voltage Parameters: V IH (min): high-level input voltage, the minimum voltage level required for a logic 1 at an input. V IL (max):
More informationUNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.
UNIT-I FIELD EFFECT TRANSISTOR 1. Explain about the Field Effect Transistor and also mention types of FET s. The Field Effect Transistor, or simply FET however, uses the voltage that is applied to their
More informationLecture Integrated circuits era
Lecture 1 1.1 Integrated circuits era Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell laboratories. In 1961, first IC was introduced. Levels of Integration:-
More informationDigital Integrated CircuitDesign
Digital Integrated CircuitDesign Lecture 11 BiCMOS PMOS rray Q1 NMOS rray Y NMOS rray Q2 dib brishamifar EE Department IUST Contents Introduction BiCMOS Devices BiCMOS Inverters BiCMOS Gates BiCMOS Drivers
More informationQ1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).
Q. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET). Answer: N-Channel Junction Field Effect Transistor (JFET) Construction: Drain(D)
More informationFUNDAMENTALS OF MODERN VLSI DEVICES
19-13- FUNDAMENTALS OF MODERN VLSI DEVICES YUAN TAUR TAK H. MING CAMBRIDGE UNIVERSITY PRESS Physical Constants and Unit Conversions List of Symbols Preface page xi xiii xxi 1 INTRODUCTION I 1.1 Evolution
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 9 CMOS gates Ch06L9-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline CMOS (n-channel based MOSFETs based circuit) CMOS Features
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationLecture 02: Logic Families. R.J. Harris & D.G. Bailey
Lecture 02: Logic Families R.J. Harris & D.G. Bailey Objectives Show how diodes can be used to form logic gates (Diode logic). Explain the need for introducing transistors in the output (DTL and TTL).
More informationLogic Families. A-PDF Split DEMO : Purchase from to remove the watermark. 5.1 Logic Families Significance and Types. 5.1.
A-PDF Split DEMO : Purchase from www.a-pdf.com to remove the watermark 5 Logic Families Digital integrated circuits are produced using several different circuit configurations and production technologies.
More information4-bit counter circa bit counter circa 1990
Digital Logic 4-bit counter circa 1960 8-bit counter circa 1990 Logic gates Operates on logical values (TRUE = 1, FALSE = 0) NOT AND OR XOR 0-1 1-0 0 0 0 1 0 0 0 1 0 1 1 1 0 0 0 1 0 1 0 1 1 1 1 1 0 0 0
More informationBICMOS Technology and Fabrication
12-1 BICMOS Technology and Fabrication 12-2 Combines Bipolar and CMOS transistors in a single integrated circuit By retaining benefits of bipolar and CMOS, BiCMOS is able to achieve VLSI circuits with
More informationIntegrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI
1 Integrated diodes pn junctions of transistor structures can be used as integrated diodes. The choice of the junction is limited by the considerations of switching speed and breakdown voltage. The forward
More informationUNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press
UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth
More informationChapter 2 : Semiconductor Materials & Devices (II) Feb
Chapter 2 : Semiconductor Materials & Devices (II) 1 Reference 1. SemiconductorManufacturing Technology: Michael Quirk and Julian Serda (2001) 3. Microelectronic Circuits (5/e): Sedra & Smith (2004) 4.
More information2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2)
1 CHAPTER 3: IMPLEMENTATION TECHNOLOGY (PART 2) Whatwillwelearninthischapter? we learn in this 2 How transistors operate and form simple switches CMOS logic gates IC technology FPGAs and other PLDs Basic
More informationINTRODUCTION TO MOS TECHNOLOGY
INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor
More informationEE301 Electronics I , Fall
EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 8 NMOS gates Ch06L8-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline NMOS (n-channel based MOSFETs based circuit) NMOS Features
More informationArchitecture of Computers and Parallel Systems Part 9: Digital Circuits
Architecture of Computers and Parallel Systems Part 9: Digital Circuits Ing. Petr Olivka petr.olivka@vsb.cz Department of Computer Science FEI VSB-TUO Architecture of Computers and Parallel Systems Part
More information4-bit counter circa bit counter circa 1990
Digital Logic 4-bit counter circa 1960 8-bit counter circa 1990 Logic gates Operates on logical values (TRUE = 1, FALSE = 0) NOT AND OR XOR 0-1 1-0 0 0 0 1 0 0 0 1 0 1 1 1 0 0 0 1 0 1 0 1 1 1 1 1 0 0 0
More informationLaboratory #5 BJT Basics and MOSFET Basics
Laboratory #5 BJT Basics and MOSFET Basics I. Objectives 1. Understand the physical structure of BJTs and MOSFETs. 2. Learn to measure I-V characteristics of BJTs and MOSFETs. II. Components and Instruments
More informationIC Logic Families and Characteristics. Dr. Mohammad Najim Abdullah
IC Logic Families and Characteristics Introduction miniature, low-cost electronics circuits whose components are fabricated on a single, continuous piece of semiconductor material to perform a high-level
More informationUNIT-III GATE LEVEL DESIGN
UNIT-III GATE LEVEL DESIGN LOGIC GATES AND OTHER COMPLEX GATES: Invert(nmos, cmos, Bicmos) NAND Gate(nmos, cmos, Bicmos) NOR Gate(nmos, cmos, Bicmos) The module (integrated circuit) is implemented in terms
More informationLOGIC FAMILY LOGIC FAMILY
In computer engineering, a logic family may refer to one of two related concepts. A logic family of monolithic digital integrated circuit devices is a group of electronic logic gates constructed using
More informationDIGITAL ELECTRONICS. Digital Electronics - B1 28/04/ DDC Storey 1. Group B: Digital circuits and devices
Politecnico di Torino - ICT school Group B: Digital circuits and devices DIGITAL ELECTRONICS B DIGITAL CIRCUITS B.1 Logic devices B1 B2 B3 B4 Logic families Combinatorial circuits Basic sequential circuits
More informationIFB270 Advanced Electronic Circuits
IFB270 Advanced Electronic Circuits Chapter 9: FET amplifiers and switching circuits Prof. Manar Mohaisen Department of EEC Engineering Review of the Precedent Lecture Review of basic electronic devices
More informationEE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02
EE 5611 Introduction to Microelectronic Technologies Fall 2014 Thursday, September 04, 2014 Lecture 02 1 Lecture Outline Review on semiconductor materials Review on microelectronic devices Example of microelectronic
More informationSemiconductor Physics and Devices
Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because
More informationCOLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.
MOSFETS Although the base current in a transistor is usually small (< 0.1 ma), some input devices (e.g. a crystal microphone) may be limited in their output. In order to overcome this, a Field Effect Transistor
More informationDevice Technologies. Yau - 1
Device Technologies Yau - 1 Objectives After studying the material in this chapter, you will be able to: 1. Identify differences between analog and digital devices and passive and active components. Explain
More informationShorthand Notation for NMOS and PMOS Transistors
Shorthand Notation for NMOS and PMOS Transistors Terminal Voltages Mode of operation depends on V g, V d, V s V gs = V g V s V gd = V g V d V ds = V d V s = V gs - V gd Source and drain are symmetric diffusion
More informationBJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
More informationMOSFET & IC Basics - GATE Problems (Part - I)
MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]
More informationUNIT 3: FIELD EFFECT TRANSISTORS
FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are
More informationStudent Lecture by: Giangiacomo Groppi Joel Cassell Pierre Berthelot September 28 th 2004
Student Lecture by: Giangiacomo Groppi Joel Cassell Pierre Berthelot September 28 th 2004 Lecture outline Historical introduction Semiconductor devices overview Bipolar Junction Transistor (BJT) Field
More informationFIELD EFFECT TRANSISTORS MADE BY : GROUP (13)/PM
FIELD EFFECT TRANSISTORS MADE BY : GROUP (13)/PM THE FIELD EFFECT TRANSISTOR (FET) In 1945, Shockley had an idea for making a solid state device out of semiconductors. He reasoned that a strong electrical
More informationMEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I
MEASUREMENT AND INSTRUMENTATION STUDY NOTES The MOSFET The MOSFET Metal Oxide FET UNIT-I As well as the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available
More informationPropagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor
More informationPropagation Delay, Circuit Timing & Adder Design
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationElectrostatic Discharge and Latch-Up
Connexions module: m1031 1 Electrostatic Discharge and Latch-Up Version 2.10: Jul 3, 2003 12:00 am GMT-5 Bill Wilson This work is produced by The Connexions Project and licensed under the Creative Commons
More informationBasic Characteristics of Digital ICs
ECEN202 Section 2 Characteristics of Digital IC s Part 1: Specification of characteristics An introductory look at digital IC s: Logic families Basic construction and operation Operating characteristics
More informationIndex. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10
Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar
More informationReading. Lecture 17: MOS transistors digital. Context. Digital techniques:
Reading Lecture 17: MOS transistors digital Today we are going to look at the analog characteristics of simple digital devices, 5. 5.4 And following the midterm, we will cover PN diodes again in forward
More informationDELD UNIT 2. Question Option A Option B Option C Option D Correct Option. Current controlled. high input impedance and high output impedance
Class : S.E.Comp Matoshri College of Engineering and Research Center Nasik Department of Computer Engineering Digital Elecronics and Logic Design (DELD) UNIT - II Subject : DELD Sr. No. 1 Transistor is
More informationSolid State Devices- Part- II. Module- IV
Solid State Devices- Part- II Module- IV MOS Capacitor Two terminal MOS device MOS = Metal- Oxide- Semiconductor MOS capacitor - the heart of the MOSFET The MOS capacitor is used to induce charge at the
More informationField-Effect Transistors
R L 2 Field-Effect Transistors 2.1 BAIC PRINCIPLE OF JFET The eld-effect transistor (FET) is an electric- eld (voltage) operated transistor, developed as a semiconductor equivalent of the vacuum-tube device,
More informationAE53/AC53/AT53/AE103 ELECT. DEVICES & CIRCUITS DEC 2015
Q.2 a. By using Norton s theorem, find the current in the load resistor R L for the circuit shown in Fig.1. (8) Fig.1 IETE 1 b. Explain Z parameters and also draw an equivalent circuit of the Z parameter
More informationLogic families (TTL, CMOS)
Logic families (TTL, CMOS) When you work with digital IC's, you should be familiar, not only with their logical operation, but also with such operational properties as voltage levels, noise immunity, power
More information8. Characteristics of Field Effect Transistor (MOSFET)
1 8. Characteristics of Field Effect Transistor (MOSFET) 8.1. Objectives The purpose of this experiment is to measure input and output characteristics of n-channel and p- channel field effect transistors
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 1 Memory and Advanced Digital Circuits - 2 Chapter 11 2 Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened.
More information1 IC Logic Families and Characteristics
2141 Electronics and Instrumentation IC1 1 IC Logic Families and Characteristics 1.1 Introduction miniature, low-cost electronics circuits whose components are fabricated on a single, continuous piece
More information(Refer Slide Time: 02:05)
Electronics for Analog Signal Processing - I Prof. K. Radhakrishna Rao Department of Electrical Engineering Indian Institute of Technology Madras Lecture 27 Construction of a MOSFET (Refer Slide Time:
More information420 Intro to VLSI Design
Dept of Electrical and Computer Engineering 420 Intro to VLSI Design Lecture 0: Course Introduction and Overview Valencia M. Joyner Spring 2005 Getting Started Syllabus About the Instructor Labs, Problem
More informationBiCMOS Circuit Design
BiCMOS Circuit Design 1. Introduction to BiCMOS 2. Process, Device, and Modeling 3. BiCMOS Digital Circuit Design 4. BiCMOS Analog Circuit Design 5. BiCMOS Subsystems and Practical Considerations Tai-Haur
More informationChapter 5: Field Effect Transistors
Chapter 5: Field Effect Transistors Slide 1 FET FET s (Field Effect Transistors) are much like BJT s (Bipolar Junction Transistors). Similarities: Amplifiers Switching devices Impedance matching circuits
More informationMOS TRANSISTOR THEORY
MOS TRANSISTOR THEORY Introduction A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the
More informationChapter 15 Integrated Circuits
Chapter 15 Integrated Circuits SKEE1223 Digital Electronics Mun im/arif/izam FKE, Universiti Teknologi Malaysia December 8, 2015 Overview 1 Basic IC Characteristics Packaging Logic Families Datasheets
More informationCHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC
94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster
More informationEE70 - Intro. Electronics
EE70 - Intro. Electronics Course website: ~/classes/ee70/fall05 Today s class agenda (November 28, 2005) review Serial/parallel resonant circuits Diode Field Effect Transistor (FET) f 0 = Qs = Qs = 1 2π
More informationField Effect Transistors
Chapter 5: Field Effect Transistors Slide 1 FET FET s (Field Effect Transistors) are much like BJT s (Bipolar Junction Transistors). Similarities: Amplifiers Switching devices Impedance matching circuits
More informationWeek 7: Common-Collector Amplifier, MOS Field Effect Transistor
EE 2110A Electronic Circuits Week 7: Common-Collector Amplifier, MOS Field Effect Transistor ecture 07-1 Topics to coer Common-Collector Amplifier MOS Field Effect Transistor Physical Operation and I-V
More informationExperiment (1) Principles of Switching
Experiment (1) Principles of Switching Introduction When you use microcontrollers, sometimes you need to control devices that requires more electrical current than a microcontroller can supply; for this,
More information36 Logic families and
Unit 4 Outcomes 1. Demonstrate an understanding of logic families and their terms used in their specifications 2. Demonstrate an understanding of time division multiplex (TDM) 3. Demonstrate an understanding
More informationMetal-Oxide-Silicon (MOS) devices PMOS. n-type
Metal-Oxide-Silicon (MOS devices Principle of MOS Field Effect Transistor transistor operation Metal (poly gate on oxide between source and drain Source and drain implants of opposite type to substrate.
More informationIntroduction to Electronic Devices
Introduction to Electronic Devices (Course Number 300331) Fall 2006 Dr. Dietmar Knipp Assistant Professor of Electrical Engineering Information: http://www.faculty.iubremen.de/dknipp/ Source: Apple Ref.:
More informationAnalog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved.
Analog Electronics BJT Structure The BJT has three regions called the emitter, base, and collector. Between the regions are junctions as indicated. The base is a thin lightly doped region compared to the
More informationGeorgia Institute of Technology School of Electrical and Computer Engineering. Midterm Exam
Georgia Institute of Technology School of Electrical and Computer Engineering Midterm Exam ECE-3400 Fall 2013 Tue, September 24, 2013 Duration: 80min First name Solutions Last name Solutions ID number
More informationECE/CoE 0132: FETs and Gates
ECE/CoE 0132: FETs and Gates Kartik Mohanram September 6, 2017 1 Physical properties of gates Over the next 2 lectures, we will discuss some of the physical characteristics of integrated circuits. We will
More informationBASIC PHYSICAL DESIGN AN OVERVIEW The VLSI design flow for any IC design is as follows
Unit 3 BASIC PHYSICAL DESIGN AN OVERVIEW The VLSI design flow for any IC design is as follows 1.Specification (problem definition) 2.Schematic(gate level design) (equivalence check) 3.Layout (equivalence
More informationLecture 9 Transistors
Lecture 9 Transistors Physics Transistor/transistor logic CMOS logic CA 1947 http://www.extremetech.com/extreme/164301-graphenetransistors-based-on-negative-resistance-could-spell-theend-of-silicon-and-semiconductors
More informationUNIT-1 Fundamentals of Low Power VLSI Design
UNIT-1 Fundamentals of Low Power VLSI Design Need for Low Power Circuit Design: The increasing prominence of portable systems and the need to limit power consumption (and hence, heat dissipation) in very-high
More informationFET(Field Effect Transistor)
Field Effect Transistor: Construction and Characteristic of JFETs. Transfer Characteristic. CS,CD,CG amplifier and analysis of CS amplifier MOSFET (Depletion and Enhancement) Type, Transfer Characteristic,
More informationChapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics
Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1 Topics What is semiconductor Basic semiconductor devices Basics of IC processing CMOS technologies 2006/9/27 2 1 What is Semiconductor
More information55:041 Electronic Circuits
55:041 Electronic Circuits Mosfet Review Sections of Chapter 3 &4 A. Kruger Mosfet Review, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width 1 10-6 m or less Thickness 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationENG2410 Digital Design CMOS Technology. Fall 2017 S. Areibi School of Engineering University of Guelph
ENG2410 Digital Design CMOS Technology Fall 2017 S. reibi School of Engineering University of Guelph The Transistor Revolution First transistor Bell Labs, 1948 Bipolar logic 1960 s Intel 4004 processor
More informationITT Technical Institute. ET215 Devices 1. Unit 8 Chapter 4, Sections
ITT Technical Institute ET215 Devices 1 Unit 8 Chapter 4, Sections 4.4 4.5 Chapter 4 Section 4.4 MOSFET Characteristics A Metal-Oxide semiconductor field-effect transistor is the other major category of
More informationNotes. (Subject Code: 7EC5)
COMPUCOM INSTITUTE OF TECHNOLOGY & MANAGEMENT, JAIPUR (DEPARTMENT OF ELECTRONICS & COMMUNICATION) Notes VLSI DESIGN NOTES (Subject Code: 7EC5) Prepared By: MANVENDRA SINGH Class: B. Tech. IV Year, VII
More informationEE 330 Lecture 43. Digital Circuits. Other Logic Styles Dynamic Logic Circuits
EE 330 Lecture 43 Digital Circuits Other Logic Styles Dynamic Logic Circuits Review from Last Time Elmore Delay Calculations W M 5 V OUT x 20C RE V IN 0 L R L 1 L R R 6 W 1 C C 3 D R t 1 R R t 2 R R t
More informationDigital Electronics - B1 18/03/ /03/ DigElnB DDC. 18/03/ DigElnB DDC. 18/03/ DigElnB DDC
Politecnico di Torino - ICT school Group B: Digital circuits and devices DIGITL ELECTRONICS B DIGITL CIRCUITS B.1 Logic devices B1 B2 B3 B4 Logic families Combinatorial circuits Basic sequential circuits
More information4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)
4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET) The Metal Oxide Semitonductor Field Effect Transistor (MOSFET) has two modes of operation, the depletion mode, and the enhancement mode.
More informationConduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor
Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,
More informationTopic 2. Basic MOS theory & SPICE simulation
Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris, Ch 2 & 5.1-5.3 Rabaey, Ch 3) URL: www.ee.ic.ac.uk/pcheung/
More information