ONE OF THE new optional features of a subscriber
|
|
- Erick Bradford
- 6 years ago
- Views:
Transcription
1 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 31, NO. 1, JANUARY Fully Analogue LMS Adaptive Notch Filter in BiCMOS Technology Thomas Linder, Herbert Zojer, and Berthold Seger Abstract A fully analogue adaptive notch filter for meter pulse applications in analogue subscriber line systems is presented. The filter is part of an integrated circuit which includes both low voltage subscriber line interface circuit- (SLIC)- and CODEC-filter functions. The effects of offset, noise, and transient behavior are investigated, and a linear model for stability analysis is derived. Fabricated in a 1-m BiCMOS technology this circuit uses the benefits of accurate SC-filters, low offset comparators, and linear multipliers. Due to the adaptive approach the performance of the filter is independent of process deviations and temperature effects. The filter has been designed for an attenuation of or 16 khz, a dynamic range of 103 db and a settling time of less than 5 ms. I. INTRODUCTION ONE OF THE new optional features of a subscriber line interface circuit (SLIC) is to transmit meter pulses to the analogue telephone, which are detected by a meter pulse counter and displayed. A widespread method is teletaxmetering which uses 12 khz or 16 khz bursts with a duration of about 200 ms. A structural block diagram of the system is shown in Fig. 1. Meter pulses and voice band signals are transmitted simultaneously from the receive path to the telephone set and reflected at the HV-SLIC where they are injected into the transmit path. The feedback loop, closed by the impedance matching filter IM, determines the feeding impedance for receive signals. Unfortunately the impedance loop will also establish a feeding impedance for meter pulses which causes the amplitude to depend on ZL and IM. Furthermore the performance of the A/D converter used (95 db) is exceeded by the fairly large meter pulse amplitude (5 Vrms) in conjunction with the amplitude of voice band signals (typ. 50 mvrms). This is the reason why the reflected metering pulses have to be filtered in front of the A/D converter. Because of stability considerations for the IM loop a notch filter is well suited. An existing filtering method is to make use of a hybrid external analogue notch filter with laser trimmed resistors to compensate for parameter deviations at nominal temperature. Compensation of temperature effects is difficult and limited to a small operating range. The ongoing trend to increase the complexity of modern very large scale integration (VLSI) technology, in order to reduce the number of necessary discrete elements, raises the demand for monolithic integration of the notch filter. One integrated solution implementing a continuous-time notch filter Manuscript received February 24, 1995; revised June 13, The authors are with Siemens Entwicklungszentrum für Mikroelektronik, Siemensstrasse 2, A-9500 Villach, Austria. Publisher Item Identifier S (96) with automatic tuning is published in [1]. The attenuation reached is restricted to 20 db by the fact that a phase-locked loop (PLL) tuning scheme is used, which minimizes the phase error solely. In this paper a new approach using a fully analogue adaptive notch filter is presented, which is part of an integrated circuit, implementing the low voltage functions of a SLIC and the CODEC functions. As this circuit is based on a 1- m BiC- MOS process, implementations for the notch filter are taken into account, which utilize both bipolar and CMOS devices. The available on-chip teletax-metering generator enforces an adaptive approach. Digital signal processing solutions are well established for adaptive filtering, but in this case an additional D/A converter and the obligatory interpolation stages are necessary to filter the metering pulses in the analogue section of the transmit path. In order to save digital overhead a fully analogue implementation is preferred. The attenuation reached over all parameter deviations and temperature range is greater than 50 db. The performance of 105 db is 10 db larger than that of the used A/D converter. The size of the adaptive filter is 1.95 mm. II. PRINCIPLE A derivation of the single-frequency adaptive notch filter proposed in [2], [5] is taken as a basis for implementation, thus the same notation is used for the signals: Primary input. Reference inputs. Adaptive filter output. Adaptation error. Outputs of the multipilers. Frequency of the signals. Fig. 2 shows a block diagram of the implemented circuit. Since the teletax-metering signal is purely sinusoidal, two linearly independent components and are sufficient in order to cancel the primary input in amplitude and phase, assuming signal is a linear transformation of the reference input. To attain a linearly independent signal is transformed by the frequency response of block at frequency. For convenience the complex plane is preferred for the following calculations, which show that the imaginary part of must be greater than zero to attain finite values for the weights and (1) (2) /96$ IEEE
2 62 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 31, NO. 1, JANUARY 1996 Fig. 1. Block diagram of the analog linecard including teletax-filter. The output of the adaptive filter depends on the weights and and the frequency response BP which includes the bandpass, the antialiasing filter, and the postfilter Provided that the primary input consists of the signal components, the weights and can be calculated in steady state if the adaptation error equals zero Both the real and the imaginary part of (3) (4) (5) (6) (7) have to be zero Equations (8) and (9) form a system of equations because the two paths of the adaptive filter are coupled by the parameters and. If both of them were zero the two equations would be decoupled. From these equations and can be attained (8) (9) (10) (11) Equations (10) and (11) show that there is no need for orthogonality of the signals and. The signals only have to be linearly independent which means that factor has to be non zero. On the other hand nonorthogonal signals contain components of its counterpart, which has an effect on the stability of the circuit. This will be shown later. The components of and can be derived from the weights and, as the coefficients are known and the adaptation error equals zero. Therefore and are measures for the amplitude and phase distortion at the teletax frequency, caused by the two wire pair and the telephone set. This property can be validated by a testing algorithm for example. III. SYSTEM DESIGN CONSIDERATIONS Three main requirements determine the performance of the adaptive filter. The attenuation should be larger than 40 db, and a dynamic range of 103 db and a settling time of less than 5 ms are required. The constraints regarding analog design must be carefully taken into consideration, as there are finite gain of the amplifiers, offset of the multiplication circuits, noise behavior, and their influence on the filter characteristics. To optimize the characteristics the principle of [2] has to be modified to some extent. A. Offset Obviously the offset of the multipliers in the LMS section dominates the attenuation of the filter. Provided that o1 is the offset of multiplier 1 then integrator 1 will keep the output of multiplier 1 zero in steady state and the amplitude of will remain (12)
3 LINDER et al.: FULLY ANALOGUE LMS ADAPTIVE NOTCH FILTER IN BiCMOS TECHNOLOGY 63 Fig. 2. Block diagram of the implemented circuit. Therefore the error signal of the multiplier. Related to limited to: (13) directly depends on the offset the attenuation of the filter is att (14) If a typical offset of about 50 mv is assumed for the multiplier and an amplitude for the reference input signal of 3.34 V then the attenuation is limited to 41 db. This is the reason why multipliers with a costly offset compensation technique are usually used. Another approach which is implemented in this circuit is to use comparators with a typical offset below 2 mv instead. In this case the attenuation is limited to 69 db, which is far beyond the required specification. This modification results in a signed data algorithm, which does not degrade the dynamic behavior of the filter, but causes additional harmonics, hence the error signal is multiplied by a rectangular rather than a sinusoid signal. Similar dependencies concerning the offset can be derived for the integrators offset in the LMS section. The offset of the multipliers and is filtered by the bandpass and does not directly affect the filter performance. B. Noise To get a dynamic range of at least 103 db the noise sources and their locations have to be carefully investigated. Furthermore the harmonics caused by the signed data algorithm mentioned in the previous section have to be taken into account. There is another undesired effect due to the extreme nonlinear behavior of the circuit described in [2]. If the primary input consists of sinusoidal signals which do not match in frequency with the reference input, the output of the circuit contains signal with the difference frequency too. Assuming a system with 12 khz teletax frequency and a signal component at 16 khz (e.g., a clock signal), this results in a mirror signal at a frequency of 4 khz, reducing inband dynamic performance. To keep all these effects below significance a bandpass filter is inserted after the nonlinear filtering section. It consists of an anti-aliasing filter, a switched-capacitor second-order bandpass with a -factor of three and a postfilter to attenuate the outof-band signals. Thus the optimization of dynamic range is focused to the bandpass. C. Stability If an equivalent linear model is found which agrees in dynamical behavior with the circuit then the theoretical control considerations such as stability and time response can be investigated by effective conventional theory. The derivation of such a model is shown in this section. From the structure of the circuit (Fig. 3) a model with two parallel paths is derived, one path for the signals related to and the other path for the signals related to. General factors describe the coupling between the two paths. Thus the circuit can be treated as a two-variable feedback loop as shown in Fig. 4. This linear model assumes that the frequency of the reference input signal is exactly the same frequency as of signal. The effect that remaining harmonics of the signals and at the weights distort the amplitude of the adaptive filter output is neglected. These assumptions are necessary for the linearization process. Two dominant time constants are introduced by the integrator and the smooth settling of the SC-bandpass, whereas the time constants of the prefilter and the postfilter can be ignored. To have a closer look at the transient behavior of the bandpass, a step function is applied at and the circuit is
4 64 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 31, NO. 1, JANUARY 1996 Fig. 3. Open loop circuit. broken. Thus the output of multiplier 1 is (15) From (20) the transient behavior of the amplitude can be roughly estimated by a lowpass characteristic with a time constant of The Laplace transform of is multiplied by the transfer function of the bandpass (16) Now the Inverse Laplace transform can be calculated (21) There are two reasons for the coupling between the two feedback loops. The two signals and are not orthogonal and a phase shift is introduced by the SC-bandpass and the lowpass filters. The coupling factors and together with the feedback factors and are calculated from the open-loop circuit. For this purpose a unity step signal is injected at and. The components and from the adaptation error, which are not zero in open loop considerations, are given by (8) and (9). The signals after multipliers and are calculated in time domain (22) (23) (24) Providing a -factor of, the terms (17) (18) (19) can be neglected. In this case the cos function is factored out and remains (20) (25) Similarly the formula for is calculated. The mean values for and are derived if all periodic terms are neglected. This results in (26) (27) These calculations are based on the use of multipliers instead of comparators. For comparators which represent the signed data algorithm just an additional form factor must be introduced.
5 LINDER et al.: FULLY ANALOGUE LMS ADAPTIVE NOTCH FILTER IN BiCMOS TECHNOLOGY 65 Fig. 5. Settling of the weights for linear and nonlinear model. Fig. 4. Linear model of the circuit. From (8) and (9) and can be expressed in terms of and provided that the reference input is set to zero IV. B5CA-TECHNOLOGY The main attribute of the B5CA-technology used is the combination of 1- m CMOS devices with high-performance bipolar npn transistors. This double-poly, double-metal process offers also a lateral pnp-transistor with reduced frequency and current capability. Well-matched capacitors and resistors are available to realize high precision analogue filters. The excellent noise performance of the bipolar devices is essential for the transmit- and receive-amplifiers of the integrated circuit. The voltage range for bipolar and passive devices is up to 13.2 V while the maximum voltage for CMOS devices is 5.5 V. (28) (29) Now the coupling terms and feedback factors can be expressed (30) (31) (32) (33) In Fig. 6 the bode plot for two corner frequencies of the antialiasing filter and postfilter is shown, a stable case and an unstable one. The corresponding dynamical behavior of the linear and the nonlinear model which are very similar is shown in Fig. 5. The differences are caused by neglecting the periodic terms in (25). V. CIRCUIT DESIGN CONSIDERATIONS The operational amplifier used in all the SC-circuits is shown in Fig. 7. In contrast to other SC-filter applications the amplifiers have to drive capacitive load as well as resistive. So a two stage design was chosen which can load about 100 k and offers also a high output swing of 8.5 V. Furthermore an open-loop gain of at least 80 db is possible. The -channel input devices with a are built in a common centroid manner to achieve reasonable input offset voltage, which is particularly important for the SCintegrators. The bandwidth, determined by and, is set to 3 MHz, which is six times the clock frequency of 512 khz. Common-mode feedback (CMFB) is realized continuously by and the differential stage around. Since it acts in the first stage of the amplifier, bandwidth and phase margin of the CMFB are similar to that of the differential stage amplifier. The SC-filter circuits are supplied with an on-chip regulated V supply due to the maximum voltage of the CMOS devices. The other blocks, especially the multipliers, are supplied with V to achieve a high dynamic range. For the adaptive algorithm a phase-shifted component has to be derived from the reference input. According to [2] the
6 66 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 31, NO. 1, JANUARY 1996 Fig. 6. Bode plot of the linear model broken at w1. desired value is 90. To realize the phase-shifted generator signal (Fig. 2) a first order SC-highpass is used with a transfer function given by (34) This results in a phase-shift of 76 and an attenuation of 0.2 db at 16 khz. The comparators (Fig. 8), which determine the direction of integration, are very important for the performance of the entire filter because an offset in detecting zero crossing of the reference signal or its phase-shifted counterpart directly deteriorates the achievable meter pulse rejection. Thus their input stages are built up of well-matched bipolar devices which allow us to rely on an offset of less than 1 mv on average. Since their is much larger than that of the CMOS mirror devices, only matching of the input transistors determine the input offset voltage. Some logic is used to generate the integrators up/down-signals from the comparator output. This is necessary because asynchronous switching of the integration direction would cause additional folding components. In order to change integration direction, the well-known basic SC-integrator structure is expanded at its input by additional switches (Fig. 9). In clock phase all four input capacitors are loaded, while in clock phase only two capacitors are selected to transfer their charge to the integration capacitors. These switches and are controlled by the output of the comparators. With regard to stability reasons a unity gain frequency of about 800 Hz is essential. Along with Fig. 7. Fully differential operational amplifier for SC-circuits. the clock frequency of 512 khz this results in a capacitor spread of 100. In order to save area the unit capacitance is chosen as 0.1 pf. The increased -noise due to the small capacitors has no influence on the noise behavior because it is filtered by the succeeding bandpass. The multipliers shown in Fig. 10 are designed for maximum dynamic range at the summing node. Since good linearity is required the well-known Gilbert cell [3] is best suited. Transfer function of the multiplier is (35) With a 5 V supply the usable input swing at is 6 V and at is 3 V. This results in a dynamic range at the summing output of the -converter of 95 db. Idle noise
7 LINDER et al.: FULLY ANALOGUE LMS ADAPTIVE NOTCH FILTER IN BiCMOS TECHNOLOGY 67 Fig. 8. Comparator. Fig. 10. Multiplier. Fig. 9. SC-integrator. Fig. 11. SC-bandpass. at this point is 82 dbmp. With a careful layout the offset of the multipliers is below 50 mv, which does not degrade the filter performance, but reduces the usable output swing. To meet the performance of 103 db at the summing node (Fig. 1) filtering of the adaptive signal is necessary. Simulations have shown that an attenuation of 30 db inband fulfills this specification. Filtering is done by a second order SC-bandpass with a quality factor of three (Fig. 11). The transfer function of this biquad is (36) It cancels all the out-of-band and in-band noise of the previous circuitry. So it is the only dominant noise source in the adaptive filter, aside from the succeeding postfilter. To reach the design goal of a signal-to-noise ratio better than 103 db weighted in the voice-band, an idle noise of better than 93 dbm is necessary. The calculation of the total noise of the bandpass is done similar to [4]. There are two dominant noise sources in the bandpass. In the two clock phases and the noise of the transistor switches is sampled. The effect of this noise at the output is determined by the unit capacitance and the transfer function from the switched capacitors to the output. Since there is no correlation between the noise sources, the total noise at the output is the geometrical sum of the participating noise sources. The transfer functions can derived from the signal flow graph shown in Fig. 12. Fig. 12. Signal flowgraph of the bandpass. Transfer-function of Transfer-function of to the output to the output So the total noise of the switches is (37) (38) (39) Noise of the amplifiers is also transferred to the capacitors and sampled. In clock phase there is only a noise transfer
8 68 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 31, NO. 1, JANUARY 1996 Fig. 13. Z-power spectrum of bandpass noise sources. Fig. 14. Measurement of filter transfer function. Fig. 15. Measured spectrum of the adaptation error. function from ota2 to, while in clock phase the noise of ota1 and ota2 is transferred to and. In this clock phase, the noise power densities on the capacitors have a common source, and the sampled noise is correlated. The transfer functions from the amplifiers in the two clock phases and to the switched capacitors, was calculated by a network simulator. Also the integration of the noise power spectrum on and was done by simulation. So finally the total noise of the amplifiers is (40) with Integral of noise power spectrum on and. In Fig. 13 the two participating noise sources are plotted; integrating this noise in the voice band from 300 Hz to 3.4 khz results in a total noise of the bandpass of 94.3 dbm. To achieve the out-of-band specification, post-filtering of the bandpass output is necessary. A second order lowpass with a 100 khz corner frequency is used. In order to minimize the noise behavior of this filter, large capacitors (20 pf) and small resistors (50 k ) are used. Fig. 16. Measured settling of the adaptive filter. VI. EXPERIMENTAL RESULTS Measurements of the filter transfer function were done by a network analyser adjusted to 1 Hz bandwidth and 2000 s sweep time in order to avoid errors caused by settling effects.
9 LINDER et al.: FULLY ANALOGUE LMS ADAPTIVE NOTCH FILTER IN BiCMOS TECHNOLOGY 69 REFERENCES [1] G. J. Smolka, U. Grehl, B. Jahn, U. Riedle, W. Veit, and H. Werker, A low noise trunk interface circuit, in Proc. ESSCIRC, Milan, Sept [2] B. Widraw and S. D. Stearns, Adaptive Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, [3] B. Gilbert, A high performance monolithic multiplier using active feedback, IEEE J. Solid State Circuits, vol. SC-9, pp , Dec [4] B. Kroemer, Noise behavior of integrated switched capacitor filters with operational transconductance amplifiers, Archiv für Elektronik und Ubertragungstechnik, vol. 42, no. 4, pp , July Aug (in German). [5] C.-H. Wie and W.-K. Jou, Switched capacitor adaptive notch filter, in IEEE ISCAS 1986, pp Fig. 17. Attenuation versus temperature. A measured filter response is shown in Fig. 14, indicating an attenuation of 55 db at 16 khz. The attenuation obtained by simulations (70 db) is not reached because of the limited gain and offset. In Fig. 15 a measured spectrum is plotted. This measurement was done in the system with the high-voltage SLIC and the telephone connected to the line. At the notch frequency of 16 khz the attenuation of 55 db is obtained. Comparing the difference in the noise floor between the two traces shows that the is not degraded by the filter. Fig. 16 shows a measurement of a 16 khz teletax metering pulse and the settling of the filter. To avoid switching noise the generator signal starts with a smooth shape (trace ); is the adaptation error and is one of the adaptive weights. Fig. 17 finally shows a statistical distribution of the filter attenuation versus temperature. Measured -performance is 104 db, which is in good conformity with the calculated value of 105 db. The THD of the adaptive filter is better than 40 db up to differential, PSRR remains below 70 db up to 4 khz. Thomas Linder was born in Munich, Germany, in He received the Dipl.-Ing. degree from the Technical University of Graz in He joined the Siemens Entwicklungszentrum für Mikroelektronik in Villach, Austria, in 1987, where he is with the analog design group. His main interest is the design of analog frontends for telecom circuits. Herbert Zojer was born in Mauthen, Austria, in He received the Dipl.-Ing. degree from the Technical University of Vienna in In 1988 he joined the Siemens Entwicklungszentrum für Mikroelektronik in Villach, Austria, where he is with the system design team of telecom circuits. VII. CONCLUSION A realization of a fully analogue adaptive notch filter based on a signed data LMS algorithm has been presented. The filter performance is independent of process deviations and temperature effects. Without the necessity of trimming, BiCMOS technology enables successful monolithic integration and high-volume cost-effective production with high yield. ACKNOWLEDGMENT The authors are very indebted to L. Gazsi for valuable discussions and stimulating suggestions. Berthold Seger was born in Oberjeserz, Austria, in He completed the Technical College in Klagenfurt, Austria, in In 1983 he joined the Siemens Entwicklungszentrum für Mikroelektronik in Villach, Austria, where he is with the analog design group and he is responsible for analogue layout.
THE TREND toward implementing systems with low
724 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 30, NO. 7, JULY 1995 Design of a 100-MHz 10-mW 3-V Sample-and-Hold Amplifier in Digital Bipolar Technology Behzad Razavi, Member, IEEE Abstract This paper
More informationALTHOUGH zero-if and low-if architectures have been
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More information55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.
Exam 3 Name: Score /65 Question 1 Unless stated otherwise, each question below is 1 point. 1. An engineer designs a class-ab amplifier to deliver 2 W (sinusoidal) signal power to an resistive load. Ignoring
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 4: Filters Filters General Theory Continuous Time Filters Background Filters are used to separate signals in the frequency domain, e.g. remove noise, tune
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationSecond-Order Sigma-Delta Modulator in Standard CMOS Technology
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 1, No. 3, November 2004, 37-44 Second-Order Sigma-Delta Modulator in Standard CMOS Technology Dragiša Milovanović 1, Milan Savić 1, Miljan Nikolić 1 Abstract:
More informationBANDPASS delta sigma ( ) modulators are used to digitize
680 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 10, OCTOBER 2005 A Time-Delay Jitter-Insensitive Continuous-Time Bandpass 16 Modulator Architecture Anurag Pulincherry, Michael
More informationAtypical op amp consists of a differential input stage,
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 Low-Voltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar Sánchez-Sinencio Abstract This paper presents
More informationA 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 20, Number 4, 2017, 301 312 A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More informationCMOS Circuit for Low Photocurrent Measurements
CMOS Circuit for Low Photocurrent Measurements W. Guggenbühl, T. Loeliger, M. Uster, and F. Grogg Electronics Laboratory Swiss Federal Institute of Technology Zurich, Switzerland A CMOS amplifier / analog-to-digital
More information444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407
Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,
More informationISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8
ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8 10.8 10Gb/s Limiting Amplifier and Laser/Modulator Driver in 0.18µm CMOS Technology Sherif Galal, Behzad Razavi Electrical Engineering
More informationADVANCES in CMOS technology have led to aggressive
1972 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 9, SEPTEMBER 2005 A 0.8-V Accurately Tuned Linear Continuous-Time Filter Gowtham Vemulapalli, Pavan Kumar Hanumolu, Student Member, IEEE, Youn-Jae
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationFOR applications such as implantable cardiac pacemakers,
1576 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 10, OCTOBER 1997 Low-Power MOS Integrated Filter with Transconductors with Spoilt Current Sources M. van de Gevel, J. C. Kuenen, J. Davidse, and
More informationLM148/LM248/LM348 Quad 741 Op Amps
Quad 741 Op Amps General Description The LM148 series is a true quad 741. It consists of four independent, high gain, internally compensated, low power operational amplifiers which have been designed to
More informationINF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators
More informationLM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13600 series consists of two current controlled transconductance amplifiers each with
More informationPractical Testing Techniques For Modern Control Loops
VENABLE TECHNICAL PAPER # 16 Practical Testing Techniques For Modern Control Loops Abstract: New power supply designs are becoming harder to measure for gain margin and phase margin. This measurement is
More informationNEW WIRELESS applications are emerging where
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,
More informationSpecify Gain and Phase Margins on All Your Loops
Keywords Venable, frequency response analyzer, power supply, gain and phase margins, feedback loop, open-loop gain, output capacitance, stability margins, oscillator, power electronics circuits, voltmeter,
More informationLM6361/LM6364/LM6365 Fast VIP Op Amps Offer High Speed at Low Power Consumption
LM6361/LM6364/LM6365 Fast VIP Op Amps Offer High Speed at Low Power Consumption The LM6361/LM6364/LM6365 family of op amps are wide-bandwidth monolithic amplifiers which offer improved speed and stability
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationA 40 MHz Programmable Video Op Amp
A 40 MHz Programmable Video Op Amp Conventional high speed operational amplifiers with bandwidths in excess of 40 MHz introduce problems that are not usually encountered in slower amplifiers such as LF356
More informationECEN 325 Lab 5: Operational Amplifiers Part III
ECEN Lab : Operational Amplifiers Part III Objectives The purpose of the lab is to study some of the opamp configurations commonly found in practical applications and also investigate the non-idealities
More informationIndex. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10
Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar
More informationETIN25 Analogue IC Design. Laboratory Manual Lab 2
Department of Electrical and Information Technology LTH ETIN25 Analogue IC Design Laboratory Manual Lab 2 Jonas Lindstrand Martin Liliebladh Markus Törmänen September 2011 Laboratory 2: Design and Simulation
More informationApplied Electronics II
Applied Electronics II Chapter 3: Operational Amplifier Part 1- Op Amp Basics School of Electrical and Computer Engineering Addis Ababa Institute of Technology Addis Ababa University Daniel D./Getachew
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationLIMITATIONS IN MAKING AUDIO BANDWIDTH MEASUREMENTS IN THE PRESENCE OF SIGNIFICANT OUT-OF-BAND NOISE
LIMITATIONS IN MAKING AUDIO BANDWIDTH MEASUREMENTS IN THE PRESENCE OF SIGNIFICANT OUT-OF-BAND NOISE Bruce E. Hofer AUDIO PRECISION, INC. August 2005 Introduction There once was a time (before the 1980s)
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622(ESS) Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationOperational Amplifiers
Operational Amplifiers Table of contents 1. Design 1.1. The Differential Amplifier 1.2. Level Shifter 1.3. Power Amplifier 2. Characteristics 3. The Opamp without NFB 4. Linear Amplifiers 4.1. The Non-Inverting
More information2005 IEEE. Reprinted with permission.
P. Sivonen, A. Vilander, and A. Pärssinen, Cancellation of second-order intermodulation distortion and enhancement of IIP2 in common-source and commonemitter RF transconductors, IEEE Transactions on Circuits
More informationOptimization of an OTA Based Sine Waveshaper
1 Optimization of an OTA Based Sine Waveshaper openmusiclabs February, 017 I. INTRODUCTION The most common analog Voltage Controlled Oscillator (VCO) cores are sawtooth and triangle wave generators. This
More informationLINEAR MODELING OF A SELF-OSCILLATING PWM CONTROL LOOP
Carl Sawtell June 2012 LINEAR MODELING OF A SELF-OSCILLATING PWM CONTROL LOOP There are well established methods of creating linearized versions of PWM control loops to analyze stability and to create
More informationTWO AND ONE STAGES OTA
TWO AND ONE STAGES OTA F. Maloberti Department of Electronics Integrated Microsystem Group University of Pavia, 7100 Pavia, Italy franco@ele.unipv.it tel. +39-38-50505; fax. +39-038-505677 474 EE Department
More informationLinear Regulators: Theory of Operation and Compensation
Linear Regulators: Theory of Operation and Compensation Introduction The explosive proliferation of battery powered equipment in the past decade has created unique requirements for a voltage regulator
More informationBasic distortion definitions
Conclusions The push-pull second-generation current-conveyor realised with a complementary bipolar integration technology is probably the most appropriate choice as a building block for low-distortion
More informationTesting Power Sources for Stability
Keywords Venable, frequency response analyzer, oscillator, power source, stability testing, feedback loop, error amplifier compensation, impedance, output voltage, transfer function, gain crossover, bode
More informationHigh Speed BUFFER AMPLIFIER
High Speed BUFFER AMPLIFIER FEATURES WIDE BANDWIDTH: MHz HIGH SLEW RATE: V/µs HIGH OUTPUT CURRENT: 1mA LOW OFFSET VOLTAGE: 1.mV REPLACES HA-33 IMPROVED PERFORMANCE/PRICE: LH33, LTC11, HS APPLICATIONS OP
More informationA Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP
10.4 A Novel Continuous-Time Common-Mode Feedback for Low-oltage Switched-OPAMP M. Ali-Bakhshian Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN alibakhshian@ee.sharif.edu
More informationChapter 2 Signal Conditioning, Propagation, and Conversion
09/0 PHY 4330 Instrumentation I Chapter Signal Conditioning, Propagation, and Conversion. Amplification (Review of Op-amps) Reference: D. A. Bell, Operational Amplifiers Applications, Troubleshooting,
More informationDESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS
DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,
More informationEE301 Electronics I , Fall
EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More informationSingle-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 141 Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill,
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationLow-Voltage Low-Power Switched-Current Circuits and Systems
Low-Voltage Low-Power Switched-Current Circuits and Systems Nianxiong Tan and Sven Eriksson Dept. of Electrical Engineering Linköping University S-581 83 Linköping, Sweden Abstract This paper presents
More informationAn Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters
Circuits and Systems, 2011, 2, 183-189 doi:10.4236/cs.2011.23026 Published Online July 2011 (http://www.scirp.org/journal/cs) An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application
More information2. Single Stage OpAmps
/74 2. Single Stage OpAmps Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es Integrated
More informationLM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13700 series consists of two current controlled transconductance amplifiers, each with
More informationUNIT 2. Q.1) Describe the functioning of standard signal generator. Ans. Electronic Measurements & Instrumentation
UNIT 2 Q.1) Describe the functioning of standard signal generator Ans. STANDARD SIGNAL GENERATOR A standard signal generator produces known and controllable voltages. It is used as power source for the
More informationUsing High Speed Differential Amplifiers to Drive Analog to Digital Converters
Using High Speed Differential Amplifiers to Drive Analog to Digital Converters Selecting The Best Differential Amplifier To Drive An Analog To Digital Converter The right high speed differential amplifier
More informationPhase-locked loop PIN CONFIGURATIONS
NE/SE DESCRIPTION The NE/SE is a versatile, high guaranteed frequency phase-locked loop designed for operation up to 0MHz. As shown in the Block Diagram, the NE/SE consists of a VCO, limiter, phase comparator,
More informationThe steeper the phase shift as a function of frequency φ(ω) the more stable the frequency of oscillation
It should be noted that the frequency of oscillation ω o is determined by the phase characteristics of the feedback loop. the loop oscillates at the frequency for which the phase is zero The steeper the
More informationINTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec
INTEGRATED CIRCUITS 1988 Dec DAC products are designed to convert a digital code to an analog signal. Since a common source of digital signals is the data bus of a microprocessor, DAC circuits that are
More informationREALIZATION OF SOME NOVEL ACTIVE CIRCUITS SYNOPSIS
REALIZATION OF SOME NOVEL ACTIVE CIRCUITS SYNOPSIS Filter is a generic term to describe a signal processing block. Filter circuits pass only a certain range of signal frequencies and block or attenuate
More informationA 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology
A 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology M. Annovazzi, V. Colonna, G. Gandolfi, STMicroelectronics Via Tolomeo, 2000 Cornaredo (MI), Italy vittorio.colonna@st.com
More informationConstant Current Control for DC-DC Converters
Constant Current Control for DC-DC Converters Introduction...1 Theory of Operation...1 Power Limitations...1 Voltage Loop Stability...2 Current Loop Compensation...3 Current Control Example...5 Battery
More informationBandPass Sigma-Delta Modulator for wideband IF signals
BandPass Sigma-Delta Modulator for wideband IF signals Luca Daniel (University of California, Berkeley) Marco Sabatini (STMicroelectronics Berkeley Labs) maintain the same advantages of BaseBand converters
More informationHow to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion
How to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion Axel Thomsen, Design Manager Silicon Laboratories Inc. Austin, TX 1 Why this talk? A
More informationPrecision, 16 MHz CBFET Op Amp AD845
a FEATURES Replaces Hybrid Amplifiers in Many Applications AC PERFORMANCE: Settles to 0.01% in 350 ns 100 V/ s Slew Rate 12.8 MHz Min Unity Gain Bandwidth 1.75 MHz Full Power Bandwidth at 20 V p-p DC PERFORMANCE:
More informationNational Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer
National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer Kaustubh Wagle and Niels Knudsen National Instruments, Austin, TX Abstract Single-bit delta-sigma
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622 Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationPART. MAX7421CUA 0 C to +70 C 8 µmax INPUT CLOCK
19-181; Rev ; 11/ 5th-Order, Lowpass, General Description The MAX718 MAX75 5th-order, low-pass, switchedcapacitor filters (SCFs) operate from a single +5 (MAX718 MAX71) or +3 (MAX7 MAX75) supply. These
More informationDISCRETE DIFFERENTIAL AMPLIFIER
DISCRETE DIFFERENTIAL AMPLIFIER This differential amplifier was specially designed for use in my VK-1 audio oscillator and VK-2 distortion meter where the requirements of ultra-low distortion and ultra-low
More informationA 100MHz CMOS wideband IF amplifier
A 100MHz CMOS wideband IF amplifier Sjöland, Henrik; Mattisson, Sven Published in: IEEE Journal of Solid-State Circuits DOI: 10.1109/4.663569 1998 Link to publication Citation for published version (APA):
More informationApplication Note SAW-Components
Application Note SAW-Components Comparison between negative impedance oscillator (Colpitz oscillator) and feedback oscillator (Pierce structure) App.: Note #13 Author: Alexander Glas EPCOS AG Updated:
More informationSingle Supply, Rail to Rail Low Power FET-Input Op Amp AD820
a FEATURES True Single Supply Operation Output Swings Rail-to-Rail Input Voltage Range Extends Below Ground Single Supply Capability from + V to + V Dual Supply Capability from. V to 8 V Excellent Load
More informationEL4089 and EL4390 DC Restored Video Amplifier
EL4089 and EL4390 DC Restored Video Amplifier Application Note AN1089.1 Authors: John Lidgey, Chris Toumazou and Mike Wong The EL4089 is a complete monolithic video amplifier subsystem in a single 8-pin
More informationHigh Common-Mode Voltage Difference Amplifier AD629
a FEATURES Improved Replacement for: INAP and INAKU V Common-Mode Voltage Range Input Protection to: V Common Mode V Differential Wide Power Supply Range (. V to V) V Output Swing on V Supply ma Max Power
More informationCH85CH2202-0/85/ $1.00
SYNCHRONIZATION AND TRACKING WITH SYNCHRONOUS OSCILLATORS Vasil Uzunoglu and Marvin H. White Fairchild Industries Germantown, Maryland Lehigh University Bethlehem, Pennsylvania ABSTRACT A Synchronous Oscillator
More informationDesign for MOSIS Education Program
Design for MOSIS Education Program (Research) T46C-AE Project Title Low Voltage Analog Building Block Prepared by: C. Durisety, S. Chen, B. Blalock, S. Islam Institution: Department of Electrical and Computer
More informationECE626 Project Switched Capacitor Filter Design
ECE626 Project Switched Capacitor Filter Design Hari Prasath Venkatram Contents I Introduction 2 II Choice of Topology 2 III Poles and Zeros 2 III-ABilinear Transform......................................
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More informationChapter 13 Oscillators and Data Converters
Chapter 13 Oscillators and Data Converters 13.1 General Considerations 13.2 Ring Oscillators 13.3 LC Oscillators 13.4 Phase Shift Oscillator 13.5 Wien-Bridge Oscillator 13.6 Crystal Oscillators 13.7 Chapter
More informationSWITCHED-CURRENTS an analogue technique for digital technology
SWITCHED-CURRENTS an analogue technique for digital technology Edited by С Toumazou, ]. B. Hughes & N. C. Battersby Supported by the IEEE Circuits and Systems Society Technical Committee on Analog Signal
More informationAn LDO Primer. Part III: A Review on PSRR and Output Noise
An LDO Primer Part III: A Review on PSRR and Output Noise Qi Deng Senior Product Marketing Engineer, Analog and Interface Products Division Microchip Technology Inc. In Parts I and II of this article series,
More informationSOLIMAN A. MAHMOUD Department of Electrical Engineering, Faculty of Engineering, Cairo University, Fayoum, Egypt
Journal of Circuits, Systems, and Computers Vol. 14, No. 4 (2005) 667 684 c World Scientific Publishing Company DIGITALLY CONTROLLED CMOS BALANCED OUTPUT TRANSCONDUCTOR AND APPLICATION TO VARIABLE GAIN
More informationECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers
ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic
More informationSummary 185. Chapter 4
Summary This thesis describes the theory, design and realization of precision interface electronics for bridge transducers and thermocouples that require high accuracy, low noise, low drift and simultaneously,
More informationOperational Amplifier with Two-Stage Gain-Boost
Proceedings of the 6th WSEAS International Conference on Simulation, Modelling and Optimization, Lisbon, Portugal, September 22-24, 2006 482 Operational Amplifier with Two-Stage Gain-Boost FRANZ SCHLÖGL
More informationA New Model for Thermal Channel Noise of Deep-Submicron MOSFETS and its Application in RF-CMOS Design
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 5, MAY 2001 831 A New Model for Thermal Channel Noise of Deep-Submicron MOSFETS and its Application in RF-CMOS Design Gerhard Knoblinger, Member, IEEE,
More informationFour-Channel Sample-and-Hold Amplifier AD684
a FEATURES Four Matched Sample-and-Hold Amplifiers Independent Inputs, Outputs and Control Pins 500 ns Hold Mode Settling 1 s Maximum Acquisition Time to 0.01% Low Droop Rate: 0.01 V/ s Internal Hold Capacitors
More informationComparative Analysis of Compensation Techniques for improving PSRR of an OPAMP
Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP 1 Pathak Jay, 2 Sanjay Kumar M.Tech VLSI and Embedded System Design, Department of School of Electronics, KIIT University,
More informationAN-742 APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA Tel: 781/ Fax: 781/
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 Tel: 781/329-4700 Fax: 781/461-3113 www.analog.com Frequency Domain Response of Switched-Capacitor ADCs by Rob Reeder INTRODUCTION
More informationOBSOLETE. High Performance, BiFET Operational Amplifiers AD542/AD544/AD547 REV. B
a FEATURES Ultralow Drift: 1 V/ C (AD547L) Low Offset Voltage: 0.25 mv (AD547L) Low Input Bias Currents: 25 pa max Low Quiescent Current: 1.5 ma Low Noise: 2 V p-p High Open Loop Gain: 110 db High Slew
More informationCMOS 0.35 µm Low-Dropout Voltage Regulator using Differentiator Technique
CMOS 0.35 µm Low-Dropout Voltage Regulator using Differentiator Technique 1 Shailika Sharma, 2 Himani Mittal, 1.2 Electronics & Communication Department, 1,2 JSS Academy of Technical Education,Gr. Noida,
More informationISSCC 2001 / SESSION 23 / ANALOG TECHNIQUES / 23.2
ISSCC 2001 / SESSION 23 / ANALOG TECHNIQUES / 23.2 23.2 Dynamically Biased 1MHz Low-pass Filter with 61dB Peak SNR and 112dB Input Range Nagendra Krishnapura, Yannis Tsividis Columbia University, New York,
More informationIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 54, NO. 3, MARCH
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 54, NO. 3, MARCH 2007 481 Programmable Filters Using Floating-Gate Operational Transconductance Amplifiers Ravi Chawla, Member, IEEE, Farhan
More informationLow Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier
RESEARCH ARTICLE OPEN ACCESS Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier Akshay Kumar Kansal 1, Asst Prof. Gayatri Sakya 2 Electronics and Communication Department, 1,2
More informationAnalysis and Design of Autonomous Microwave Circuits
Analysis and Design of Autonomous Microwave Circuits ALMUDENA SUAREZ IEEE PRESS WILEY A JOHN WILEY & SONS, INC., PUBLICATION Contents Preface xiii 1 Oscillator Dynamics 1 1.1 Introduction 1 1.2 Operational
More informationECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier
ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier Objective Design, simulate and test a two-stage operational amplifier Introduction Operational amplifiers (opamp) are essential components of
More informationA 3-A CMOS low-dropout regulator with adaptive Miller compensation
Analog Integr Circ Sig Process (2006) 49:5 0 DOI 0.007/s0470-006-8697- A 3-A CMOS low-dropout regulator with adaptive Miller compensation Xinquan Lai Jianping Guo Zuozhi Sun Jianzhang Xie Received: 8 August
More informationNOWADAYS, multistage amplifiers are growing in demand
1690 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 51, NO. 9, SEPTEMBER 2004 Advances in Active-Feedback Frequency Compensation With Power Optimization and Transient Improvement Hoi
More informationHigh Common-Mode Rejection. Differential Line Receiver SSM2141 REV. B FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection
a FEATURES High Common-Mode Rejection DC: 100 db typ 60 Hz: 100 db typ 20 khz: 70 db typ 40 khz: 62 db typ Low Distortion: 0.001% typ Fast Slew Rate: 9.5 V/ s typ Wide Bandwidth: 3 MHz typ Low Cost Complements
More informationA New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)
Circuits and Systems, 2013, 4, 11-15 http://dx.doi.org/10.4236/cs.2013.41003 Published Online January 2013 (http://www.scirp.org/journal/cs) A New Design Technique of CMOS Current Feed Back Operational
More information