M. Shur 1, A. Gu,n 1, and T. Y2erdal 2

Size: px
Start display at page:

Download "M. Shur 1, A. Gu,n 1, and T. Y2erdal 2"

Transcription

1 Terahertz SPICE for Nanometer Scale Field Effect Transistors M. Shur 1, A. Gu,n 1, and T. Y2erdal 2 1 Physics, Applied Physics, and Astronomy Electrical, Computer, and Systems Engineering Rensselaer Polytechnic Ins,tuteTroy, New York h2p:// 2 University of Trondheim, Norway Presented at MOS- AK Workshop Washington DC December 11,

2 Outline Background: ballis,c transport and electron iner,a Mo,va,on: SI penetrates THz range Terahertz SPICE Applica,on to Si Plasmonic FETs Applica,on to InGaAs plasmonic FETs Temperature dependence of the response Conclusions and future work 2

3 Mean Free Path and Technology Nodes From M. Shur, "Ballistic transport and terahertz electronics," 2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC), pp.1-7, Dec

4 Ballistic Transport M. S. Shur and L. F. Eastman (1979) From Ballistic Transistor Has Virtually Unimpeded Current Flow (Dec. 6, 1999) From 4

5 THz response of CMOS (non-resonant) NFETs PFETs First demonstra?on of terahertz and sub- terahertz response in silicon CMOS (Response up to over 4 THz) From W. Stillman, F. Guarin, V. Yu. Kachorovskii, N. Pala, S. Rumyantsev, M.S. Shur, and D. Veksler, Nanometer Scale Complementary Silicon MOSFETs as Detectors of Terahertz and Sub-terahertz Radiation, in Abstracts of IEEE sensors Conference, Atlanta, GA, October 2007, pp

6 Spa?al decay of plasma waves at different frequencies Gate S" 2D Gas D" 1.0 Normalized plasma wave amplitude THz 0.6 THz 1.63 THz 2.55 THz L (um) L (nm) After A. Gutin, S. Nahar, M. Hella, M. Shur, "Modeling Terahertz Plasmonic Si FETs With SPICE," IEEE Transactions on Terahertz Science and Technology, vol.3, no.5, pp , Sept

7 THz SPICE Model G R g Gate C gs C gd S D Substrate R s R ch R d Traditional SPICE R g n R g n R g n R g n R g n L n L n L n L n L n L n THz SPICE After A. Gutin, S. Nahar, M. Hella, M. Shur, "Modeling Terahertz Plasmonic Si FETs With SPICE," IEEE Transactions on Terahertz Science and Technology, vol.3, no.5, pp , Sept

8 Experimental Setup for Model Valida?on BWO Lock-in LabView SR830 Chopper Parabolic Mirror Sample XYZ translation stage! U g 2400S Measuring terahertz response U gs! U a! δu R L!! V Equivalent SPICE test bench gnd After A. Gutin, S. Nahar, M. Hella, M. Shur, "Modeling Terahertz Plasmonic Si FETs With SPICE," IEEE Transactions on Terahertz Science and Technology, vol.3, no.5, pp , Sept

9 Model Valida?on for GaAs HEMT Response (µv) THz SPICE Analytical U GT (V) Analy&cal model and simulated by THz SPICE Response (mv) S imulated Measured mw mw mw U GT (V) Measured and simulated results 160 mw After A. Gutin, T. Ytterdal, V. Kachorovskii, A. Muraviev, M. Shur, THz SPICE for Modeling Detectors and Non-quadratic Response at Large Input Signal, IEEE Sensors Journal, vol.13, no.1, pp.55,62, Jan

10 Simulated Si NMOS Response for Different Gate Lengths at 200 GHz gt THz response at different technology nodes simulated at 200 GHz After A. Gutin, S. Nahar, M. Hella, M. Shur, "Modeling Terahertz Plasmonic Si FETs With SPICE," IEEE Transactions on Terahertz Science and Technology, vol.3, no.5, pp , Sept

11 Frequency Dependence for Si Technology Nodes nm 65 nm 32 nm 22 nm 14 nm Respone (a.u.) Frequency (THz) Maximum THz response as a func&on of frequency at different technology nodes After A. Gutin, S. Nahar, M. Hella, M. Shur, "Modeling Terahertz Plasmonic Si FETs With SPICE," IEEE Transactions on Terahertz Science and Technology, vol.3, no.5, pp , Sept

12 Subthreshold Temperature Dependence in GaAs HEMTs 1E-3 1E-4 Drain current (A) 1E-5 1E-6 1E-7 1E-8 1E-9 10K 20K 40K 77K 120K 200K 300K 1E-10 1E-11 1E Gate voltage Responsivity in the subthreshold region is roughly propor?onal to the slope 12

13 Temperature Dependence of GaAs HEMT Response K 20K 120K 40K 70K 250K 300K 100 Response (uv) Maximum Response (uv) Gate voltage Temperature (K) Cooling plasmonic detectors can improve responsivity and NEP by several orders of magnitude and allow passive detec?on 13

14 Conclusions and Future Work Transport is ballistic in submicron transistors, and the physics is very different: silicon CMOS penetrated THz range Ultra short channel transistors support plasma waves in THz range with the channel acting as a resonance cavity THz compact SPICE model accurately reproduces THz response due to decaying plasma waves Future work: account for resonant plasma wave response in high mobility systems 14

15 Acknowledgements This work was made possible, in part, by SRC and the Texas Analog Center of Excellence (TxACE) under task number The work at RPI was also par,ally supported by the by Army Research Laboratory under ARL MSME Alliance. 15

Terahertz Compact SPICE

Terahertz Compact SPICE Terahertz Compact SPICE M. Shur 1, A. Gu9n 1, and T. Y=erdal 2 and G. Aizin 3 1 Physics, Applied Physics, and Astronomy Electrical, Computer, and Systems Engineering Rensselaer Polytechnic Ins

More information

PLASMONIC NANOSENSORS FOR THz COMMUNICATION AND SENSING FOR IoT APPLICATIONS. Michael Shur

PLASMONIC NANOSENSORS FOR THz COMMUNICATION AND SENSING FOR IoT APPLICATIONS. Michael Shur 1 PLASMONIC NANOSENSORS FOR THz COMMUNICATION AND SENSING FOR IoT APPLICATIONS Michael Shur Rensselaer Polytechnic Institute Troy, NY 12180, USA September 11, 2017 Presented at The 14th U.S.-Korea Forum

More information

Room Temperature Sub-THz Detector at 220 GHz Using 0.35 µm AMS MOSFET

Room Temperature Sub-THz Detector at 220 GHz Using 0.35 µm AMS MOSFET MOHD AZLISHAH OTHMAN et al: ROOM TEMPERATURE 7 SUB-THZ DETECTOR AT 220 GHZ... Room Temperature Sub-THz Detector at 220 GHz Using 0.35 µm AMS MOSFET Drain Bias Detraction Mohd Azlishah Othman 1,2 1 RF and

More information

New Optical Gating Technique for Detection of Electric Field Waveforms with Subpicosecond Resolution

New Optical Gating Technique for Detection of Electric Field Waveforms with Subpicosecond Resolution New Optical Gating Technique for Detection of Electric Field Waveforms with Subpicosecond Resolution A. Muraviev 1, A. Gutin 1, G. Rupper 2, S. Rudin 2, X. Shen 1, Y. Yamaguchi 1, G. Aizin 3 and M. Shur

More information

Comparison of 32nm High-k Metal Gate Predictive Technology Model CMOS and MOSFET-Like CNFET compact Model Based Domino logic Circuits

Comparison of 32nm High-k Metal Gate Predictive Technology Model CMOS and MOSFET-Like CNFET compact Model Based Domino logic Circuits Comparison of 32nm High-k Metal Gate Predictive Technology Model CMOS and MOSFET-Like CNFET compact Model Based Domino logic Circuits Saravana Maruthamuthu, Wireless Group Infineon Technologies India Private

More information

High Voltage Normally-off GaN MOSC- HEMTs on Silicon Substrates for Power Switching Applications

High Voltage Normally-off GaN MOSC- HEMTs on Silicon Substrates for Power Switching Applications High Voltage Normally-off GaN MOSC- HEMTs on Silicon Substrates for Power Switching Applications Zhongda Li, John Waldron, Shinya Takashima, Rohan Dayal, Leila Parsa, Mona Hella, and T. Paul Chow Department

More information

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known

More information

Design, fabrication, and impedance of plasma wave detectors

Design, fabrication, and impedance of plasma wave detectors Design, fabrication, and impedance of plasma wave detectors Sungmu Kang a, Peter J. Burke a, L. N. Pfeiffer b, K. W. West b a Henry Samueli School of Engineering, Electrical Engineering and Computer Science,

More information

Alternative Channel Materials for MOSFET Scaling Below 10nm

Alternative Channel Materials for MOSFET Scaling Below 10nm Alternative Channel Materials for MOSFET Scaling Below 10nm Doug Barlage Electrical Requirements of Channel Mark Johnson Challenges With Material Synthesis Introduction Outline Challenges with scaling

More information

CMOS VLSI Design (A3425)

CMOS VLSI Design (A3425) CMOS VLSI Design (A3425) Unit III Static Logic Gates Introduction A static logic gate is one that has a well defined output once the inputs are stabilized and the switching transients have decayed away.

More information

Tunable THz plasmon resonances in InGaAs/InP HEMT

Tunable THz plasmon resonances in InGaAs/InP HEMT Tunable THz plasmon resonances in InGaAs/InP HEMT R. E. Peale *a, H. Saxena a, W. R. Buchwald b, G. C. Dyer c, S. J. Allen, Jr. c a University of Central Florida, Department of Physics, Orlando, FL USA

More information

Nanometer-Scale InGaAs Field-Effect Transistors for THz and CMOS Technologies

Nanometer-Scale InGaAs Field-Effect Transistors for THz and CMOS Technologies Nanometer-Scale InGaAs Field-Effect Transistors for THz and CMOS Technologies J. A. del Alamo Microsystems Technology Laboratories, MIT ESSDERC-ESSCIRC 2013 Bucharest, Romania, September 16-20, 2013 Acknowledgements:

More information

Lecture Wrap up. December 13, 2005

Lecture Wrap up. December 13, 2005 6.012 Microelectronic Devices and Circuits Fall 2005 Lecture 26 1 Lecture 26 6.012 Wrap up December 13, 2005 Contents: 1. 6.012 wrap up Announcements: Final exam TA review session: December 16, 7:30 9:30

More information

Development of Microwave and Terahertz Detectors Utilizing AlN/GaN High Electron Mobility Transistors

Development of Microwave and Terahertz Detectors Utilizing AlN/GaN High Electron Mobility Transistors Development of Microwave and Terahertz Detectors Utilizing AlN/GaN High Electron Mobility Transistors L. Liu 1, 2,*, B. Sensale-Rodriguez 1, Z. Zhang 1, T. Zimmermann 1, Y. Cao 1, D. Jena 1, P. Fay 1,

More information

AIR-COUPLED PHOTOCONDUCTIVE ANTENNAS

AIR-COUPLED PHOTOCONDUCTIVE ANTENNAS AIR-COUPLED PHOTOCONDUCTIVE ANTENNAS Report: Air-Coupled Photoconductive Antennas In this paper, we present air-coupled terahertz photoconductive antenna (THz-PCAs) transmitters and receivers made on high-resistive

More information

Assoc. Prof. Dr. MONTREE SIRIPRUCHYANUN

Assoc. Prof. Dr. MONTREE SIRIPRUCHYANUN 1 Assoc. Prof. Dr. MONTREE SIRIPRUCHYANUN Dept. of Teacher Training in Electrical Engineering 1 King Mongkut s Institute of Technology North Bangkok 1929 Bulky, expensive and required high supply voltages.

More information

Thin film transistor modeling: Frequency dispersion

Thin film transistor modeling: Frequency dispersion Engineering Conferences International ECI Digital Archives International Conference on Semiconductor Technology for Ultra-Large Scale Integrated Circuits and Thin Film Transistors VI (ULSIC vs TFT 6) Proceedings

More information

Higher School of Economics, Moscow, Russia. Zelenograd, Moscow, Russia

Higher School of Economics, Moscow, Russia. Zelenograd, Moscow, Russia Advanced Materials Research Online: 2013-07-31 ISSN: 1662-8985, Vols. 718-720, pp 750-755 doi:10.4028/www.scientific.net/amr.718-720.750 2013 Trans Tech Publications, Switzerland Hardware-Software Subsystem

More information

THz detection and imaging with Si MOSFETs based on plasmonic mixing

THz detection and imaging with Si MOSFETs based on plasmonic mixing THz detection and imaging with Si MOSFETs based on plasmonic mixing (and an excursion to (fast) active THz cameras with range detection by frequency modulation) A. Lisauskas, S. Boppel, V. Krozer and H.

More information

Plasmon resonance response to millimeter-waves of grating-gated InGaAs/InP HEMT

Plasmon resonance response to millimeter-waves of grating-gated InGaAs/InP HEMT Plasmon resonance response to millimeter-waves of grating-gated InGaAs/InP HEMT Nima Nader Esfahani a, Christopher J. Fredricksen a, Guatam Medhi a, R. E. Peale* a, Justin W. Cleary b, Walter R. Buchwald

More information

CMOS Scaling and Variability

CMOS Scaling and Variability WIMNACT WS & IEEE EDS Mini-colloquim on Nano-CMOS Technology January 3, 212, TITECH, Japan CMOS Scaling and Variability 212. 1. 3 NEC Tohru Mogami WIMNACT WS 212, January 3, Titech 1 Acknowledgements I

More information

Compact Modeling of Silicon Carbide Lateral FETs for High Temperature Analog and Digital Circuits

Compact Modeling of Silicon Carbide Lateral FETs for High Temperature Analog and Digital Circuits Compact Modeling of Silicon Carbide Lateral FETs for High Temperature Analog and Digital Circuits Avinash S. Kashyap Cheng-Po Chen Vinayak Tilak GE Global Research Center 12/7/2011 Overview Program Objectives:

More information

Introduction to VLSI ASIC Design and Technology

Introduction to VLSI ASIC Design and Technology Introduction to VLSI ASIC Design and Technology Paulo Moreira CERN - Geneva, Switzerland Paulo Moreira Introduction 1 Outline Introduction Is there a limit? Transistors CMOS building blocks Parasitics

More information

ECE/CoE 0132: FETs and Gates

ECE/CoE 0132: FETs and Gates ECE/CoE 0132: FETs and Gates Kartik Mohanram September 6, 2017 1 Physical properties of gates Over the next 2 lectures, we will discuss some of the physical characteristics of integrated circuits. We will

More information

Instruction manual and data sheet ipca h

Instruction manual and data sheet ipca h 1/15 instruction manual ipca-21-05-1000-800-h Instruction manual and data sheet ipca-21-05-1000-800-h Broad area interdigital photoconductive THz antenna with microlens array and hyperhemispherical silicon

More information

Record Extrinsic Transconductance (2.45 ms/μm at V DS = 0.5 V) InAs/In 0.53 Ga 0.47 As Channel MOSFETs Using MOCVD Source-Drain Regrowth

Record Extrinsic Transconductance (2.45 ms/μm at V DS = 0.5 V) InAs/In 0.53 Ga 0.47 As Channel MOSFETs Using MOCVD Source-Drain Regrowth Record Extrinsic Transconductance (2.45 ms/μm at = 0.5 V) InAs/In 0.53 Ga 7 As Channel MOSFETs Using MOCVD Source-Drain Regrowth Sanghoon Lee 1*, C.-Y. Huang 1, A. D. Carter 1, D. C. Elias 1, J. J. M.

More information

GaN HEMT SPICE Model Standard for Power & RF. Samuel Mertens MOS-AK Workshop Washington, DC December 9, 2015

GaN HEMT SPICE Model Standard for Power & RF. Samuel Mertens MOS-AK Workshop Washington, DC December 9, 2015 GaN HEMT SPICE Model Standard for Power & RF Samuel Mertens MOS-AK Workshop Washington, DC December 9, 2015 Compact Model Coalition @SI2 Standardizing Compact Models Since 1996 Started with BSIM3 Support

More information

InAs Quantum-Well MOSFET for logic and microwave applications

InAs Quantum-Well MOSFET for logic and microwave applications AWAD June 29 th 2012 Accelerating the next technology revolution InAs Quantum-Well MOSFET for logic and microwave applications T.-W. Kim, R. Hill, C. D. Young, D. Veksler, L. Morassi, S. Oktybrshky 1,

More information

Chapter 13: Introduction to Switched- Capacitor Circuits

Chapter 13: Introduction to Switched- Capacitor Circuits Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor

More information

Design cycle for MEMS

Design cycle for MEMS Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor

More information

Design of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits

Design of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits Design of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits Arul C 1 and Dr. Omkumar S 2 1 Research Scholar, SCSVMV University, Kancheepuram, India. 2 Associate

More information

NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME

NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME Neeta Pandey 1, Kirti Gupta 2, Rajeshwari Pandey 3, Rishi Pandey 4, Tanvi Mittal 5 1, 2,3,4,5 Department of Electronics and Communication Engineering, Delhi Technological

More information

Performance Analysis of Vertical Slit Field Effect Transistor

Performance Analysis of Vertical Slit Field Effect Transistor Performance Analysis of Vertical Slit Field Effect Transistor Tarun Chaudhary 1 Gargi Khanna 2 1,2 Electronics and Communication Engineering Department National Institute of Technology, Hamirpur, (HP),

More information

Tunnel FET C-V modeling: - Impact of TFET C-V characteristics on inverter circuit performance

Tunnel FET C-V modeling: - Impact of TFET C-V characteristics on inverter circuit performance Tunnel FET C-V modeling: - Impact of TFET C-V characteristics on inverter circuit performance Chika Tanaka, Tetsufumi Tanamoto, and Masato Koyama Corporate R&D Center, Toshiba Corporation 2017 Toshiba

More information

Above 200 GHz On-Chip CMOS Frequency Generation, Transmission and Receiving

Above 200 GHz On-Chip CMOS Frequency Generation, Transmission and Receiving Above 200 GHz On-Chip CMOS Frequency Generation, Transmission and Receiving Bassam Khamaisi and Eran Socher Department of Physical Electronics Faculty of Engineering Tel-Aviv University Outline Background

More information

CMOS based terahertz instrumentation for imaging and spectroscopy Matters - Kammerer, M.

CMOS based terahertz instrumentation for imaging and spectroscopy Matters - Kammerer, M. CMOS based terahertz instrumentation for imaging and spectroscopy Matters - Kammerer, M. Published in: Proceedings of the International conference on Technology and instrumentation in particle physics

More information

Figure 1: JFET common-source amplifier. A v = V ds V gs

Figure 1: JFET common-source amplifier. A v = V ds V gs Chapter 7: FET Amplifiers Switching and Circuits The Common-Source Amplifier In a common-source (CS) amplifier, the input signal is applied to the gate and the output signal is taken from the drain. The

More information

Low frequency noise in GaN metal semiconductor and metal oxide semiconductor field effect transistors

Low frequency noise in GaN metal semiconductor and metal oxide semiconductor field effect transistors JOURNAL OF APPLIED PHYSICS VOLUME 90, NUMBER 1 1 JULY 001 Low frequency noise in GaN metal semiconductor and metal oxide semiconductor field effect transistors S. L. Rumyantsev, a) N. Pala, b) M. S. Shur,

More information

MODELLING AND IMPLEMENTATION OF SUBTHRESHOLD CURRENTS IN SCHOTTKY BARRIER CNTFETs FOR DIGITAL APPLICATIONS

MODELLING AND IMPLEMENTATION OF SUBTHRESHOLD CURRENTS IN SCHOTTKY BARRIER CNTFETs FOR DIGITAL APPLICATIONS www.arpapress.com/volumes/vol11issue3/ijrras_11_3_03.pdf MODELLING AND IMPLEMENTATION OF SUBTHRESHOLD CURRENTS IN SCHOTTKY BARRIER CNTFETs FOR DIGITAL APPLICATIONS Roberto Marani & Anna Gina Perri Electrical

More information

LOW POWER FOLDED CASCODE OTA

LOW POWER FOLDED CASCODE OTA LOW POWER FOLDED CASCODE OTA Swati Kundra 1, Priyanka Soni 2 and Anshul Kundra 3 1,2 FET, Mody Institute of Technology & Science, Lakshmangarh, Sikar-322331, INDIA swati.kundra87@gmail.com, priyankamec@gmail.com

More information

Assessing the MVS Model for Nanotransistors (August 2013)

Assessing the MVS Model for Nanotransistors (August 2013) 1 Assessing the MVS Model for Nanotransistors (August 2013) Siyang Liu, Xingshu Sun and Prof. Mark Lundstrom Abstract A simple semi-empirical compact MOSFET model has been developed, which is called MIT

More information

A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration

A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.6, NO.4, DECEMBER, 2006 281 A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration Tae-Geun Yu, Seong-Ik Cho, and Hang-Geun Jeong

More information

Lecture Integrated circuits era

Lecture Integrated circuits era Lecture 1 1.1 Integrated circuits era Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell laboratories. In 1961, first IC was introduced. Levels of Integration:-

More information

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET) Difference between BJTs and FETs Transistors can be categorized according to their structure, and two of the more commonly known transistor structures, are the BJT and FET. The comparison between BJTs

More information

Device Technology( Part 2 ): CMOS IC Technologies

Device Technology( Part 2 ): CMOS IC Technologies 1 Device Technology( Part 2 ): CMOS IC Technologies Chapter 3 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Saroj Kumar Patra, Department of Electronics and Telecommunication, Norwegian

More information

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

d. Can you find intrinsic gain more easily by examining the equation for current? Explain. EECS140 Final Spring 2017 Name SID 1. [8] In a vacuum tube, the plate (or anode) current is a function of the plate voltage (output) and the grid voltage (input). I P = k(v P + µv G ) 3/2 where µ is a

More information

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation 2017 International Conference on Electronic, Control, Automation and Mechanical Engineering (ECAME 2017) ISBN: 978-1-60595-523-0 A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement

More information

Education on CMOS RF Circuit Reliability

Education on CMOS RF Circuit Reliability Education on CMOS RF Circuit Reliability Jiann S. Yuan 1 Abstract This paper presents a design methodology to study RF circuit performance degradations due to hot carrier and soft breakdown. The experimental

More information

MOS Capacitance and Introduction to MOSFETs

MOS Capacitance and Introduction to MOSFETs ECE-305: Fall 2016 MOS Capacitance and Introduction to MOSFETs Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu 11/4/2016 Pierret,

More information

Design and Performance Analysis of SOI and Conventional MOSFET based CMOS Inverter

Design and Performance Analysis of SOI and Conventional MOSFET based CMOS Inverter I J E E E C International Journal of Electrical, Electronics ISSN No. (Online): 2277-2626 and Computer Engineering 3(2): 138-143(2014) Design and Performance Analysis of SOI and Conventional MOSFET based

More information

Figure.1. Schematic of 4-bit CLA JCHPS Special Issue 9: June Page 101

Figure.1. Schematic of 4-bit CLA JCHPS Special Issue 9: June Page 101 Delay Depreciation and Power efficient Carry Look Ahead Adder using CMOS T. Archana*, K. Arunkumar, A. Hema Malini Department of Electronics and Communication Engineering, Saveetha Engineering College,

More information

Terahertz Generation and Detection by Plasma Waves in Nanometer Gate High Electron Mobility Transistors

Terahertz Generation and Detection by Plasma Waves in Nanometer Gate High Electron Mobility Transistors Vol. 107 (2005) ACTA PHYSICA POLONICA A No. 1 Proceedings of the 12th International Symposium UFPS, Vilnius, Lithuania 2004 Terahertz Generation and Detection by Plasma Waves in Nanometer Gate High Electron

More information

CMOS VLSI Design (A3425)

CMOS VLSI Design (A3425) CMOS VLSI Design (A3425) Unit V Dynamic Logic Concept Circuits Contents Charge Leakage Charge Sharing The Dynamic RAM Cell Clocks and Synchronization Clocked-CMOS Clock Generation Circuits Communication

More information

An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application

An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application Progress In Electromagnetics Research Letters, Vol. 66, 99 104, 2017 An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application Lang Chen 1, * and Ye-Bing Gan 1, 2 Abstract A novel asymmetrical single-pole

More information

EE 230 Lab Lab 9. Prior to Lab

EE 230 Lab Lab 9. Prior to Lab MOS transistor characteristics This week we look at some MOS transistor characteristics and circuits. Most of the measurements will be done with our usual lab equipment, but we will also use the parameter

More information

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 54, NO. 3, MARCH

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 54, NO. 3, MARCH IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 54, NO. 3, MARCH 2007 481 Programmable Filters Using Floating-Gate Operational Transconductance Amplifiers Ravi Chawla, Member, IEEE, Farhan

More information

Laboratory #3, 2009

Laboratory #3, 2009 97.4707 Laboratory #3, 2009 The purpose of this laboratory is to familiarize the class with common-source amplifier frequency response, output stage slew rate limitations, and differential pair biasing

More information

GaN is Crushing Silicon. EPC - The Leader in GaN Technology IEEE PELS

GaN is Crushing Silicon. EPC - The Leader in GaN Technology IEEE PELS GaN is Crushing Silicon EPC - The Leader in GaN Technology IEEE PELS 2014 www.epc-co.com 1 Agenda How egan FETs work Hard Switched DC-DC converters High Efficiency point-of-load converter Envelope Tracking

More information

A 23 nw CMOS ULP Temperature Sensor Operational from 0.2 V

A 23 nw CMOS ULP Temperature Sensor Operational from 0.2 V A 23 nw CMOS ULP Temperature Sensor Operational from 0.2 V Divya Akella Kamakshi 1, Aatmesh Shrivastava 2, and Benton H. Calhoun 1 1 Dept. of Electrical Engineering, University of Virginia, Charlottesville,

More information

Low Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique

Low Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique Indian Journal of Science and Technology, Vol 9(5), DOI: 1017485/ijst/2016/v9i5/87178, Februaru 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Low Power Realization of Subthreshold Digital Logic

More information

Gechstudentszone.wordpress.com

Gechstudentszone.wordpress.com UNIT 4: Small Signal Analysis of Amplifiers 4.1 Basic FET Amplifiers In the last chapter, we described the operation of the FET, in particular the MOSFET, and analyzed and designed the dc response of circuits

More information

18-Mar-08. Lecture 5, Transistor matching and good layout techniques

18-Mar-08. Lecture 5, Transistor matching and good layout techniques Transistor mismatch & Layout techniques 1. Transistor mismatch its causes and how to estimate its magnitude 2. Layout techniques for good matching 3. Layout techniques to minimize parasitic effects Part

More information

Design of THz Signal Generation Circuits Using 65nm CMOS Technologies

Design of THz Signal Generation Circuits Using 65nm CMOS Technologies Design of THz Signal Generation Circuits Using 65nm CMOS Technologies Hyeong-Jin Kim, Wonseok Choe, and Jinho Jeong Department of Electronics Engineering, Sogang University E-mail: jjeong@sogang.ac.kr

More information

ACTIVE phased-array antenna systems are receiving increased

ACTIVE phased-array antenna systems are receiving increased 294 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 54, NO. 1, JANUARY 2006 Ku-Band MMIC Phase Shifter Using a Parallel Resonator With 0.18-m CMOS Technology Dong-Woo Kang, Student Member, IEEE,

More information

ENG2410 Digital Design CMOS Technology. Fall 2017 S. Areibi School of Engineering University of Guelph

ENG2410 Digital Design CMOS Technology. Fall 2017 S. Areibi School of Engineering University of Guelph ENG2410 Digital Design CMOS Technology Fall 2017 S. reibi School of Engineering University of Guelph The Transistor Revolution First transistor Bell Labs, 1948 Bipolar logic 1960 s Intel 4004 processor

More information

CDTE and CdZnTe detector arrays have been recently

CDTE and CdZnTe detector arrays have been recently 20 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 44, NO. 1, FEBRUARY 1997 CMOS Low-Noise Switched Charge Sensitive Preamplifier for CdTe and CdZnTe X-Ray Detectors Claudio G. Jakobson and Yael Nemirovsky

More information

Instrumentation for Gate Current Noise Measurements on sub-100 nm MOS Transistors

Instrumentation for Gate Current Noise Measurements on sub-100 nm MOS Transistors Instrumentation for Gate Current Noise Measurements on sub-00 nm MOS Transistors L. Gaioni a,c, M. Manghisoni b,c, L. Ratti a,c, V. Re b,c, V. Speziali a,c, G. Traversi b,c a Università di Pavia, I-2700

More information

Silicon Single-Electron Devices for Logic Applications

Silicon Single-Electron Devices for Logic Applications ESSDERC 02/9/25 Silicon Single-Electron Devices for Logic Applications NTT Basic Research Laboratories Yasuo Takahashi Collaborators: : Yukinori Ono, Akira Fujiwara, Hiroshi Inokawa, Kenji Shiraishi, Masao

More information

Customized probe card for on-wafer testing of AlGaN/GaN power transistors

Customized probe card for on-wafer testing of AlGaN/GaN power transistors Customized probe card for on-wafer testing of AlGaN/GaN power transistors R. Venegas 1, K. Armendariz 2, N. Ronchi 1 1 imec, 2 Celadon Systems Inc. Outline Introduction GaN for power switching applications

More information

on-chip Design for LAr Front-end Readout

on-chip Design for LAr Front-end Readout Silicon-on on-sapphire (SOS) Technology and the Link-on on-chip Design for LAr Front-end Readout Ping Gui, Jingbo Ye, Ryszard Stroynowski Department of Electrical Engineering Physics Department Southern

More information

II. Review of the virtual source charge-based compact model. A. Static VS Model

II. Review of the virtual source charge-based compact model. A. Static VS Model An Ultra-Compact Virtual Source FET Model for Deeply-Scaled Devices: Parameter Extraction and Validation for Standard Cell Libraries and Digital Circuits Li Yu, Omar Mysore, Lan Wei, Luca Daniel, Dimitri

More information

Substrate Bias Effects on Drain Induced Barrier Lowering (DIBL) in Short Channel NMOS FETs

Substrate Bias Effects on Drain Induced Barrier Lowering (DIBL) in Short Channel NMOS FETs Australian Journal of Basic and Applied Sciences, 3(3): 1640-1644, 2009 ISSN 1991-8178 Substrate Bias Effects on Drain Induced Barrier Lowering (DIBL) in Short Channel NMOS FETs 1 1 1 1 2 A. Ruangphanit,

More information

Record I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs

Record I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs Record I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs Sanghoon Lee 1*, V. Chobpattana 2,C.-Y. Huang 1, B. J. Thibeault 1, W. Mitchell 1, S. Stemmer

More information

INTRODUCTION: Basic operating principle of a MOSFET:

INTRODUCTION: Basic operating principle of a MOSFET: INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying

More information

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method S.P. Venu Madhava Rao E.V.L.N Rangacharyulu K.Lal Kishore Professor, SNIST Professor, PSMCET Registrar, JNTUH Abstract As the process technology

More information

III-V CMOS: Quo Vadis?

III-V CMOS: Quo Vadis? III-V CMOS: Quo Vadis? J. A. del Alamo, X. Cai, W. Lu, A. Vardi, and X. Zhao Microsystems Technology Laboratories Massachusetts Institute of Technology Compound Semiconductor Week 2018 Cambridge, MA, May

More information

Leakage Current Modeling in PD SOI Circuits

Leakage Current Modeling in PD SOI Circuits Leakage Current Modeling in PD SOI Circuits Mini Nanua David Blaauw Chanhee Oh Sun MicroSystems University of Michigan Nascentric Inc. mini.nanua@sun.com blaauw@umich.edu chanhee.oh@nascentric.com Abstract

More information

Performance Evaluation of MISISFET- TCAD Simulation

Performance Evaluation of MISISFET- TCAD Simulation Performance Evaluation of MISISFET- TCAD Simulation Tarun Chaudhary Gargi Khanna Rajeevan Chandel ABSTRACT A novel device n-misisfet with a dielectric stack instead of the single insulator of n-mosfet

More information

InGaAs Nanoelectronics: from THz to CMOS

InGaAs Nanoelectronics: from THz to CMOS InGaAs Nanoelectronics: from THz to CMOS J. A. del Alamo Microsystems Technology Laboratories, MIT IEEE International Conference on Electron Devices and Solid-State Circuits Hong Kong, June 3, 2013 Acknowledgements:

More information

Optimization of Digitally Controlled Oscillator with Low Power

Optimization of Digitally Controlled Oscillator with Low Power IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. I (Nov -Dec. 2015), PP 52-57 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Optimization of Digitally Controlled

More information

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I MEASUREMENT AND INSTRUMENTATION STUDY NOTES The MOSFET The MOSFET Metal Oxide FET UNIT-I As well as the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available

More information

NW-NEMFET: Steep Subthreshold Nanowire Nanoelectromechanical Field-Effect Transistor

NW-NEMFET: Steep Subthreshold Nanowire Nanoelectromechanical Field-Effect Transistor NW-NEMFET: Steep Subthreshold Nanowire Nanoelectromechanical Field-Effect Transistor Jie Xiang Electrical and Computer Engineering and Materials Science Engineering University of California, San Diego

More information

Small Signal Modelling of InGaAs/InAlAs phemt for low noise applications

Small Signal Modelling of InGaAs/InAlAs phemt for low noise applications Small Signal Modelling of InGaAs/InAlAs phemt for low noise applications N. Ahmad and M. Mohamad Isa School of Microelectronic Engineering, Universiti Malaysia Perlis, Pauh Putra Campus, 26 Arau, Perlis,

More information

Pushing Ultra-Low-Power Digital Circuits

Pushing Ultra-Low-Power Digital Circuits Pushing Ultra-Low-Power Digital Circuits into the Nanometer Era David Bol Microelectronics Laboratory Ph.D public defense December 16, 2008 Pushing Ultra-Low-Power Digital Circuits into the Nanometer Era

More information

Extreme Temperature Invariant Circuitry Through Adaptive DC Body Biasing

Extreme Temperature Invariant Circuitry Through Adaptive DC Body Biasing Extreme Temperature Invariant Circuitry Through Adaptive DC Body Biasing W. S. Pitts, V. S. Devasthali, J. Damiano, and P. D. Franzon North Carolina State University Raleigh, NC USA 7615 Email: wspitts@ncsu.edu,

More information

MICROELECTRONIC CIRCUIT DESIGN Third Edition

MICROELECTRONIC CIRCUIT DESIGN Third Edition MICROELECTRONIC CIRCUIT DESIGN Third Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 1/25/08 Chapter 1 1.3 1.52 years, 5.06 years 1.5 1.95 years, 6.46 years 1.8 113

More information

& ) > 35W, 33-37% PAE

& ) > 35W, 33-37% PAE Outline Status of Linear and Nonlinear Modeling for GaN MMICs Presented at IMS11 June, 11 Walter R. Curtice, Ph. D. Consulting www.curtice.org State of the Art Modeling considerations, types of models,

More information

Customized probe card for on wafer testing of AlGaN/GaN power transistors

Customized probe card for on wafer testing of AlGaN/GaN power transistors Customized probe card for on wafer testing of AlGaN/GaN power transistors R. Venegas 1, K. Armendariz 2, N. Ronchi 1 1 imec, 2 Celadon Systems Inc. Presented by Bryan Root 2 Outline Introduction GaN for

More information

Fundamental Failure Mechanisms Limiting Maximum Voltage Operation in AlGaN/GaN HEMTs. Michael D. Hodge, Ramakrishna Vetury, and Jeffrey B.

Fundamental Failure Mechanisms Limiting Maximum Voltage Operation in AlGaN/GaN HEMTs. Michael D. Hodge, Ramakrishna Vetury, and Jeffrey B. Fundamental Failure Mechanisms Limiting Maximum Voltage Operation in AlGaN/GaN HEMTs Michael D. Hodge, Ramakrishna Vetury, and Jeffrey B. Shealy Purpose Propose a method of determining Safe Operating Area

More information

AS THE semiconductor process is scaled down, the thickness

AS THE semiconductor process is scaled down, the thickness IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 7, JULY 2005 361 A New Schmitt Trigger Circuit in a 0.13-m 1/2.5-V CMOS Process to Receive 3.3-V Input Signals Shih-Lun Chen,

More information

DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s.

DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s. http:// DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s. Shivam Mishra 1, K. Suganthi 2 1 Research Scholar in Mech. Deptt, SRM University,Tamilnadu 2 Asst.

More information

Study of Pattern Area of Logic Circuit. with Tunneling Field-Effect Transistors

Study of Pattern Area of Logic Circuit. with Tunneling Field-Effect Transistors Contemporary Engineering Sciences, Vol. 6, 2013, no. 6, 273-284 HIKARI Ltd, www.m-hikari.com http://dx.doi.org/10.12988/ces.2013.3632 Study of Pattern Area of Logic Circuit with Tunneling Field-Effect

More information

An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology

An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology IJIRST International Journal for Innovative Research in Science & Technology Volume 2 Issue 10 March 2016 ISSN (online): 2349-6010 An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS

More information

Performance of CMOS and Floating-Gate Full-Adders Circuits at Subthreshold Power Supply

Performance of CMOS and Floating-Gate Full-Adders Circuits at Subthreshold Power Supply Performance of CMOS and Floating-Gate Full-Adders Circuits at Subthreshold Power Supply Jon Alfredsson 1 and Snorre Aunet 2 1 Department of Information Technology and Media, Mid Sweden University SE-851

More information

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2 ISSN 2277-2685 IJESR/October 2014/ Vol-4/Issue-10/682-687 Thota Keerthi et al./ International Journal of Engineering & Science Research DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN

More information

III-V Vertical Nanowire FETs with Steep Subthreshold Towards Sub-10 nm Diameter Devices

III-V Vertical Nanowire FETs with Steep Subthreshold Towards Sub-10 nm Diameter Devices III-V Vertical Nanowire FETs with Steep Subthreshold Towards Sub-10 nm Diameter Devices Jesús A. del Alamo, Xin Zhao, Wenjie Lu, Alon Vardi Microsystems Technology Laboratories, MIT E 3 S Retreat September

More information

PE4141. Product Specification. Ultra-linear UltraCMOS Broadband Quad MOSFET Array. Product Description

PE4141. Product Specification. Ultra-linear UltraCMOS Broadband Quad MOSFET Array. Product Description Product Description The PE4141 is an ultra-high linearity passive broadband Quad MOSFET array with high dynamic range performance capable of operation up to 1.0 GHz. This quad array operates with differential

More information

Low Power Design of Successive Approximation Registers

Low Power Design of Successive Approximation Registers Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design

More information

EE 501 Lab 1 Exploring Transistor Characteristics

EE 501 Lab 1 Exploring Transistor Characteristics Objectives: Tasks: EE 501 Lab 1 Exploring Transistor Characteristics Lab report due on Sep 8th, 2011 1. Make sure you have your cadence 6 work properly 2. Familiar with characteristics of MOSFET such as

More information

Near-threshold Computing of Single-rail MOS Current Mode Logic Circuits

Near-threshold Computing of Single-rail MOS Current Mode Logic Circuits Research Journal of Applied Sciences, Engineering and Technology 5(10): 2991-2996, 2013 ISSN: 2040-7459; e-issn: 2040-7467 Maxwell Scientific Organization, 2013 Submitted: September 16, 2012 Accepted:

More information