Small-Signal z-domain Analysis of Digitally Controlled Converters
|
|
- Aron Dennis
- 5 years ago
- Views:
Transcription
1 004 35h Annual IEEE Power Elecrics Specialiss Cference Aachen, Germany, 004 Small-Signal z-domain Analysis of Digially Crolled Cverers David M. Van de Sype, Koen DePSfrag Gussemé, replacemens Alex P. Van den Bossche, and Jan A. Melkebeek Elecrical Energy Laboraory Deparmen of Elecrical Energy, Sysems and Auomai, Ghen niversiy S-Pieersnieuwsraa 4, B-9000 Gen, Belgium Absrac As he performance of digial signal processors has increased rapidly during he las decade, here is a growing ineres o replace he analog crollers in low power swiching cverers by more complicaed and flexible digial crol algorihms. Compared o high power cverers, he crol loop bandwidhs for cverers in he lower power range are generally much higher. Because of his, he dynamic properies of he uniformly-sampled pulse-widh modulaors used in low power applicais become an imporan resrici o he maximum achievable bandwidh of crol loops. Though frequency- and Laplace-domain models for uniformly-sampled pulse-widh modulaors are very valuable as hey improve he general percepi of he dynamic behavior of hese modulaors, he direc discree design of he digial compensaor requires a z- domain model for he combinai modulaor and cverer. For his purpose a new exac small-signal z-domain model is derived. In accordance wih he zero-order-hold equivalen commly used for regular digial crol sysems, his z-domain model gives rise o he developmen of a uniformly-sampled pulse-widhmodulaor equivalen of he cverer. This z-domain model is characerized by is capabiliy o quanify he differen dynamics of he cverer for differen modulaors, is ease of use and is abiliy o predic he values of he crol variables a he rue sampling insans of he real sysem. I. INTRODCTION For reass of price, crol circuis for low power swiching power supplies (< 3 kw) are almos always implemened using analog circuis. As he price/performance raio of digial signal processors has decreased rapidly during he las decade, he ineres for digial crol of swiching power supplies in he low power range has grown ], ]. When applying digial crol o a swiching power supply, he differen swiches in he supply are ofen crolled by a digial or uniformlysampled pulse-widh modulaor. Csequenly, he dynamics of a digially crolled swiching power supply are influenced by wo nlinear effecs: quanizai effecs and modulai effecs. As he effecs of quanizai in digial crol of swiching power supplies have been addressed before 3], 4], his sudy focuses modulai effecs. Frequencyand Laplace-domain models of he modulaors 5] provide insigh in he fundamenal dynamic behavior of uniformlysampled pulse-widh modulaors. However, he design of he compensaor mus be performed in he Laplace-domain. This Laplace ransfer funci is aferwards ranslaed ino a discree equivalen by approximai mehods such as he rapezoidal-rule, pole-zero mapping, ec. To avoid his indirec design mehod for he discree compensaor, a z-domain model for he combinai cverer-modulaor is required. Discreeime models have already been repored 6] bu heir use in crol is limied because of he presence of marix expenials and oher highly nlinear vecor funcis. Though Fig.. u u s ZOH v c A general uniformly-sampled pulse-widh modulaor approximais of his bilinear discree-ime model such as 7] provide a good solui o his problem, he usabiliy of hese models is furher resrained because hey are ly derived for an end-of--ime modulaor and because hey describe he behavior of he crol variable values a he beginning of he swiching cycle insead of a he sampling insans of he real digial crol sysem. Afer all, he sampling insans in a real digial crol sysem can be posiied anywhere in he swiching cycle. To overcome hese problems a new exac small-signal z- domain model is derived based he Laplace-domain analysis presened in 5]. In accordance wih he zero-order-hold equivalen commly used for regular digial crol sysems, his z-domain model gives rise o he developmen of a uniformlysampled pulse-widh-modulaor equivalen of he cverer. This z-domain model is characerized by is capabiliy o quanify he differen dynamics of he cverer for differen modulaors, is ease of use as his approach uses ly he modified z-ransform raher han complex funcis, and is abiliy o predic he values of he crol variables a he rue sampling insans of he real sysem. The mehod is validaed and demsraed a digially crolled buck cverer by comparing he samples prediced by he model wih he simulaed waveforms rerieved from a Simulink model. II. NIFORMLY-SAMPLED PLSE-WIDTH MODLATORS The pulse-widh modulaors embedded in modern digial signal processors (e.g. TMS30CXX of Texas Insrumens, ADSP99X of Analog Devices, DSP568XX of Moorola, ec.) operae all in a similar fashi. If we disregard quanizai effecs, a model for he uniformly-sampled pulsewidh modulaor is shown in Fig.. The inpu u(), a cinuous funci of ime, is sampled wih a frequency ω s synchrously o he pulse-widh modulai (Fig. ). For he derivai of he z-domain model ly modulaors wih a swiching frequency equal o he sampling frequency ω s (single-updae-mode) are csidered. The sampled inpu u s () is sen o a zero-order-hold circui (ZOH). Finally, he PWM waveform is generaed by comparing he oupu of he ZOH () o he value of he carrier waveform v c (), a riangular waveform. Depending he shape of he carrier waveform y /04/$ IEEE. 499
2 004 35h Annual IEEE Power Elecrics Specialiss Cference Aachen, Germany, 004 PSfrag replacemens u PSfrag replacemens u PSfrag replacemens u PSfrag replacemens u Fig.. The single-updae-mode sawooh-carrier modulaors. : end-of-ime, : begin-of--ime Fig. 3. The single-updae-mode riangular-carrier modulaors. : symmeric-ime, : symmeric--ime v c () differen ypes of uniformly-sampled pulse-widh modulaors can be obained. In commercial digial crollers wo possibiliies are commly ered: he carrier waveform is eiher a sawooh-carrier Fig. or an isosceles-riangular-carrier Fig. 3. When he carrier v c is a sawooh carrier he commly available ypes are he end-of--ime modulaor Fig. and he begin-of--ime modulaor Fig.. For modulaors wih an isosceles-riangular-carrier waveform, wo modulaors can be idenified: he symmeric--ime modulaor Fig. 3 and he symmeric--ime modulaor Fig. 3. III. Z-DOMAIN ANALYSIS If we assume ha he respse of he oupu of he cverer q() o a change in he oupu of he uniformly-sampled pulsewidh modulaor can be described by he Laplace ransfer funci P (s)e sp, he schemaic of he crol loop can be represened as in Fig. 4. The crolled oupu of he cverer q() is cvered by a measuremen wih ransfer funci H(s)e sm ino he measured oupu q m (). The laer is sampled by he analog-o-digial cverer of he microcroller; he oupu of he sampler is qm(). Comparing his measured value o is desired value qw() yields he sampled error e (). The digial compensaor wih pulse-ransfer funci G(z) derives he crol oupu c () from his error. To accoun for he durai of he crol calculais (calculais for he oupu of G(z)) in he processor, a calculai delay d is inroduced. The delayed crol signal u () is he sampled inpu of he modulaor. The laer ransforms he sampled inpu u () ino he swiching funci y(), a cinuous funci of ime. If he pulse-widh modulaor can be modelled by a pulseo-cinuous ransfer funci G PWM (s) describing in he Laplace domain he change of he modulaor oupu y() as a funci of he sampled inpu u (), he model of Fig. 4 can be simplified o ha of Fig. 5. Noe ha his pulse-o-cinuous ransfer funci for he modulaor G PWM (s) is in accordance wih he model commly employed for a regular crol sysem wih zero-order-hold (G ZOH (s)=( )/s). e s If a hypoheical sampler wih sampling period ω s is inroduced he oupu of he cverer q(), he sampled oupu q () is obained. By using he z-ransform, he sampled oupu q () can be expressed as a funci of he commanded oupu qw(): Q(z) Q w (z) = G(z)Z e s( d + p) G PWM (s)p (s) + G(z)Z e s( d+ p+ m) G PWM (s)p (s)h(s), () wih Q(z) and Q w (z) he z-ransforms of q () and qw(), respecively. Equai () clearly shows ha he problem of calculaing he sampled oupu of a cverer wih a digial crol loop can be reduced o he problem of finding he z-ransform of G o (z) = Z e st G PWM (s)r(s) () or he calculai of he z-ransform of he characerisic sysem as depiced in Fig. 6. Before he z-ransform for he characerisic sysem can be calculaed, he pulse-ocinuous ransfer funci of a uniformly-sampled pulsewidh modulaor mus be derived. The derivai of he pulse-o-cinuous ransfer funci G PWM (s) of he digial pulse-widh modulaor is based up he small-signal Laplace-domain analysis presened in 5]. This Laplace-domain analysis uses he waveforms of he general single-updae-mode modulaor (Fig. 7). This modulaor has a riangular waveshape as carrier waveform v c () deermined by he period T c and he raio α. The raio α is he durai of he falling edge of he riangle relaive o he period T c = (Fig. 7). Choosing α equal o 0, / and allows o obain he waveforms for he end-of--ime 4300
3 004 35h Annual IEEE Power Elecrics Specialiss Cference Aachen, Germany, 004 qw() Σ e () G(z) c () u () e sd ZOH () v c () PSfrag replacemens pulse-widh modulaor y() P (s)e sp q() q m() q m () H(s)e sm Fig. 4. A model for he crol loop of a digially crolled cverer wih he pulse-widh modulaor modelled by a pulse-o-cinuous ransfer funci NOH u q () H () v c () qw () e () c () u () y() q() Σ G(z) e sd G PWM (s) P (s)e sp frag replacemens q m () q m () H(s)e sm Fig. 5. replacemens A model for he crol loop of a digially crolled cverer wih he pulse-widh modulaor modelled by a pulse-o-cinuous ransfer funci w () x() x () e st G PWM (s) R(s) Fig. 6. The characerisic sysem csising of a linear sysem, a ransporai delay and he uniformly sampled pulse-widh modulaor Fig α u Y = T c n T 0 DT c T ŷ (n+) The key waveforms for a general single-updae-mode modulaor modulaor, he symmeric--ime modulaor and he beginof--ime modulaor respecively. Hence, hree ou of four differen single-updae-mode modulaors can be analyzed in a unified way. The inpu of he modulaor u() is separaed ino a seadysae par (a csan) and a small excursi o his seadysae û(), or u() = + û(). (3) The resuling oupu of he modulaor y() can also be separaed ino a seady-sae pori Y () (he respse o ) and a small excursi o he seady-sae ŷ(), or y() = Y () + ŷ(). (4) By using he Laplace-domain analysis of 5], he small-signal oupu ŷ() of he modulaor can be expressed as a funci of he sampled versi û () of he small-signal inpu û() of he modulaor (see 5]) Ŷ (s) = (αe st0 + ( α)e s( T)) Û (s), (5) wih T 0, T and α defined in Fig. 7. In accordance wih he analysis used for a zero-order-hold in a regular digial crol sysem 8], a pulse-o-cinuous Laplace ransfer funci can be derived from he equai above G PWM (s) = Ŷ (s) Û (s) = ( αe st0 + ( α)e s( T)). (6) If (6) is subsiued in (), he z-domain model for he characerisic sysem can be calculaed. A. The PWM-equivalen for he end-of--ime modulaor As an example he z-domain model of he characerisic sysem is derived for an end-of--ime modulaor. For his modulaor he following applies: α = 0 and T = ( D), wih D (= ) he average duy-raio. Wih hese parameer values, subsiui of (6) in () yields G o (z) = Z e st R(s)e sd = Z e s(ζ+d) R(s), (7) 430
4 004 35h Annual IEEE Power Elecrics Specialiss Cference Aachen, Germany, 004 TABLE I THE PWM-EQIVALENT OF THE CHARACTERISTIC SYSTEM: THE END-OF-ON-TIME MODLATOR, THE BEGIN-OF-ON-TIME MODLATOR case cdii G o (z) 0<ζ <( D) R(z, D ζ) ( D)<ζ < z R(z, D ζ) case cdii G o (z) 0<ζ <D R(z, D ζ) D <ζ < z R(z, +D ζ) TABLE II THE PWM-EQIVALENT OF THE CHARACTERISTIC SYSTEM: THE SYMMETRIC-ON-TIME MODLATOR, THE SYMMETRIC-OFF-TIME MODLATOR case cdii G o (z) 0<ζ < ( D) R ( z, ( + D) ζ) + R ( z, ( D) ζ)] ( D)<ζ < (+D) R ( z, ( + D) ζ) + z R ( z, + ( D) ζ)] 3 (+D)<ζ < z R ( z, + ( + D) ζ) + R ( z, + ( D) ζ)] case cdii G o (z) 0<ζ < D R ( z, ( D) ζ) + R ( z, D ζ)] D <ζ < ( D) R ( z, ( D) ζ) + z R ( z, + D ζ)] 3 ( D)<ζ < z R ( z, + ( D) ζ) + R ( z, + D ζ)] wih ζ =T. As in mos cases he oal delay T is smaller han he sampling period, ζ is comprised beween 0 and and wo cases can be disinguished G o (z) = Z e s(ζ+d) R(s) for ζ +D <. G o (z) = z Z e s(ζ+d ) R(s) for ζ +D > (8) If he modified z-ransform of R(s) is defined as R(z, m) = Z m R(s) = Z e s( m) R(s), (9) equai (8) can be ransformed ino G o (z) = R(z, D ζ) for ζ +D <. (0) G o (z) = z R(z, D ζ) for ζ +D > This model G o (z) is he uniformly-sampled pulse-widhmodulaor equivalen or PWM-equivalen for an end-of-ime modulaor of he ransfer funci R(s)e st. A summary of he z-domain models of he characerisic sysem for an end-of--ime modulaor wih heir correspding cdiis is shown in Table I. The PWM-equivalen for he begin-of--ime modulaor, he oher sawooh-carrier modulaor, can be derived in a similar way. Though he calculai is omied, he resuls are abulaed in Table I. Noe ha he z-domain models for he begin-of--ime modulaor can be deduced from he z-domain models for he end-of--ime modulaor by subsiuing he average duy raio D in he laer wih he complemen of he average duy-raio D, and vice-versa (compare Tables I and I). B. The PWM-equivalen for he symmeric--ime modulaor As anoher example he PWM-equivalen of he characerisic sysem for a riangular-carrier modulaor, he symmeric--ime modulaor, is derived. The waveforms of he symmeric--ime modulaor can be obained by choosing α=/ in Fig. 7. For his modulaor he parameers T 0 and T are defined as T 0 =T = ( D). By using T =ζ he PWM-equivalen of he characerisic sysem can be expressed as G o (z) = T ( s Z D s(ζ+ e ) ) +D s(ζ+ + e ) R(s). () Depending wheher he differen delays in () are larger han he sampling period or no, and aking ino accoun ha ζ is almos always smaller han, hree differen cases can be disinghuised. In he firs case, defined by 0<ζ < ( D), equai () can be rewrien by using he definii for he 430
5 eplacemens h Annual IEEE Power Elecrics Specialiss Cference Aachen, Germany, 004 PSfrag replacemens S V in L S v s R v o Fig. 9. Block diagram for he digially crolled buck cverer Fig. 8. modified z-ransform of (9) G o (z) = A buck cverer wih a firs order filer ( R z, ( + D) ζ) + R ( z, ( D) ζ)]. () If he following applies ( D)<ζ < (+D), he secd ransporai delay in () becomes larger han he sampling period. Csequenly, he PWM-equivalen of he characerisic sysem becomes G o (z) = ( R z, ( + D) ζ) + z R ( z, + ( D) ζ)]. (3) In he las case were ζ is comprised beween (+D) and, boh delays in () are larger han he sampling period. Hence, he PWM-equivalen of he characerisic sysem can be expressed as G o (z) = z R ( z, + ( + D) ζ) + R ( z, + ( D) ζ)]. (4) The z-domain models of he characerisic sysem for he symmeric--ime modulaor () (4) wih heir correspding cdiis are recapiulaed in Table II. Similar calculais are performed o derive he z-domain models of he characerisic sysem for a symmeric--ime modulaor. Though he derivai of hese models is no explicily repeaed, he resuls are summarized in Table II. Similar o sawooh-carrier modulaors, he PWM-equivalens for he symmeric--ime modulaor can be obained by replacing D wih is complemen D in he PWM-equivalens for he symmeric--ime modulaor, and vice-versa (compare Tables II and II). IV. MODEL VALIDATION To show he validiy of he approach, he discree PWMequivalen is deduced for he buck cverer of Fig. 8 wih a firs order oupu filer. If he inpu volage V in of he cverer is a csan, he Laplace ransfer funci of is oupu can be wrien as (see also Figs. 4 and 5) P (s) = V in + sl/r = V in + s. (5) nder he assumpi ha he ransfer funci of he measuremen is given by H(s)e sm =, (6) he pulse-ransfer funci of he closed loop sysem can be wrien as Q(z) Q w (z) = V o(z) V o,w (z) = G(z)Z e s( d+ p) G PWM (s)p (s) + G(z)Z e s( d+ p) G (7) PWM (s)p (s). To calculae his ransfer funci, he delay d + p and he ype of modulaor used mus be known. Assume ha during normal operai he average duy raio D of he cverer is beween 0.5 and, and ha he following cdii applies for he delay d + p = ζ 0.35, (8) han he ype of modulaor and is correspding PWMequivalen can be chosen. If he differen cases for he z-domain models in Tables I and II are compared, i is clear ha case guaranees he fases dynamics of he sysem. Afer all, in he oher cases an exra pole appears in he origin, indicaing an exra delay of a sampling period. Hence, he fases respse of he closed loop sysem is achievable wih a modulaor for which he case cdii can be me. Keeping in mind he required duy-raio range and cdii (8), he beginof--ime modulaor (Table I, case ) is he bes choice. If ly riangular-carrier modulaors are csidered (Table II), he case cdii can never be me. Hence, for hese ype of modulaors he bes solui is o look for a modulaor for which he case cdii is fulfilled. Csequenly, he fases usable riangular-carrier modulaor is he symmeric-ime modulaor (Table II, case ). For boh he beginof--ime modulaor and he symmeric--ime modulaor he discree PWM-equivalen of he buck cverer wih a firs order filer is derived and simulaed in his seci. A. The begin-of--ime modulaor To calculae he PWM-equivalen of he buck cverer of Fig. 8, an expressi for he modified pulse ransfer funci of he firs order sysem (5) is required: P (z, m) = Z P (s)e s( m) m = V in e z e. (9) Hence, he discree PWM-equivalen of he buck cverer wih a firs order filer and wih a begin-of--ime modulaor becomes (Table I, case ) (D ζ) G o (z) = V in e z e. (0) 4303
6 004 35h Annual IEEE Power Elecrics Specialiss Cference Aachen, Germany, 004 Im(z) Im(z) eplacemens Re(z) PSfrag replacemens z =a Re(z) Fig. 0. The roo locus for a buck cverer wih a firs order filer, a begin-of--ime modulaor and a discree croller Fig.. The roo locus for a buck cverer wih a firs order filer, a symmeric--ime modulaor and a discree croller V ] g replacemens V ] PSfrag replacemens v o (), sim. vo,w () vo (), z-mod. v o (), sim. vo,w () vo (), z-mod. ms ] ms ] Fig.. The closed-loop respse of he buck cverer wih a firs order filer and a begin-of--ime modulaor o a sep in he commanded oupu volage (vo,w ()): he simulaed model (vo(), sim.) and he z-domain model (vo(), z-mod.) Fig. 3. The closed-loop respse of he buck cverer wih a firs order filer and a symmeric--ime modulaor o a sep in he commanded oupu volage (vo,w ()): he simulaed model (vo(), sim.) and he z-domain model (vo(), z-mod.) Wih his pulse ransfer funci and wih (6) he crol circui of Fig. 5 can be simplified o he block diagram represened in Fig. 9. If he seady-sae error of he crol loop of Fig. 9 mus be zero, he croller G(z) requires a pole a z =. Furhermore, a zero of he croller can be used o compensae for he pole of he process (0) a z =e. The resuling croller is z e G(z) = K z. () The roo locus of he closed loop sysem for a variable gain K is depiced in Fig. 0. Apar from he hidden mode a z =e here remains ly e closed loop pole ha can be placed in he origin by choosing he gain of he croller as follows K = V in e(do ζ), () wih D o he design value for he average duy raio. Csequenly he closed-loop sysem will behave as a delay of e sampling period or, he respse is a dead-bea respse. If he average duy-raio D differs from is design value D o, he loop gain will increase or decrease (0). As a resul he posii of he closed-loop pole in he origin will aler depending he average value of he duy raio. Neverheless, wih a duyraio range of 0.5 up o and wih a design value for he average duy-raio of D o =0.75 his effec ly resuls in a sligh change in closed-loop respse. To verify he heoreical resuls he closed loop sep respse of he buck cverer is simulaed wih Simulink. The simulaed waveforms are compared o he resuls obained wih he z-domain model. For he simulai he following parameers were used V in = 400 V, = 0 µs, L = mh, R = 3 Ω, (3) ζ = 0.375, D o = The resul is depiced in Fig. (D =D o ). A comparis beween he waveforms obained wih he Simulink model (he solid lines) and he sep respse of he z-domain model (crosses) shows ha he z-domain model accuraely predics he closed-loop behavior of he digially crolled buck 4304
7 004 35h Annual IEEE Power Elecrics Specialiss Cference Aachen, Germany, 004 cverer. Moreover, he sep respse is clearly a dead-bea respse. B. The symmeric--ime modulaor If a riangular-carrier modulaor is o be used, he bes choice is he symmeric--ime modulaor. The discree PWM-equivalen for he buck cverer wih a firs order filer and a symmeric--ime modulaor can be calculaed wih (9) and Table II, case (keeping in mind cdii (8)): G o = V in e ( (+D) ζ) z + e ( z ( D) z e ). (4) This pulse ransfer funci does no ly cain he same pole as he sysem of (0), bu i also cains an exra pole in he origin and an exra zero. A dead-bea croller for his sysem is of he following form ( ) z z e G(z) = K (z )(z a), (5) wih ( Do) a = e. (6) However, due o imporan changes in he posii of he ( D) sysem zero a z = e caused by he various values he average value of he duy raio D may adop (4), he closed-loop behavior may change drasically. To avoid his, i is beer o choose a somewha slower croller wih a seling ime of sampling periods. To achieve his he closed-loop sysem should have a double pole in he origin, or he roo locus should have a breakpoin in he origin. A roo locus has a breakpoin in he origin if (for D =D o ) d dz (G(z)G o(z)) = 0. (7) z=0 This equai yields a value for a a = e ( Do) + e ( Do). (8) The roo locus of he closed loop poles wih his value for a is depiced in Fig.. Besides he hidden mode a z =e, he wo closed-loop poles of he sysem coincide in he origin for ( + a) K = e ( (+Do) ζ). (9) V in The simulai is performed for ζ =0.5, while he oher parameers are chosen according o (3). The closed-loop sep respse for he buck cverer is shown in Fig. 3 (for D =D o ). The comparis beween he simulai resuls (solid line) and he resuls prediced by he z-domain model reveals he good agreemen. As indicaed above he seling ime for a sep respse is equal o sampling periods. V. CONCLSION As he performance of digial signal processors has increased rapidly during he las decade, here is a growing ineres o replace he analog crollers in low power swiching cverers by more complicaed and flexible digial crol algorihms. Compared o high power cverers, he crol loop bandwidhs for cverers in he lower power range are generally much higher. Because of his, he dynamic properies of he uniformly-sampled pulse-widh modulaors used in low power applicais become an imporan resrici o he maximum achievable bandwidh of crol loops. Though frequency- and Laplace-domain models for uniformly-sampled pulse-widh modulaors are very valuable as hey improve he general percepi of he dynamic behavior of hese modulaors, he direc discree design of he digial compensaor requires a z-domain model for he combinai modulaor and cverer. For his purpose a new exac small-signal z- domain model is derived. In accordance wih he zero-orderhold equivalen commly used for regular digial crol sysems, his z-domain model gives rise o he developmen of a uniformly-sampled pulse-widh-modulaor equivalen of he cverer. This z-domain model is characerized by is capabiliy o quanify he differen dynamics of he cverer for differen modulaors, is ease of use and is abiliy o predic he values of he crol variables a he rue sampling insans of he real sysem. The obained z-domain models are compared wih he resuls rerieved from simulai models of a buck cverer wih a firs order filer. REFERENCES ], Power supply Digial Crol -Real or Virual, RAP sessi, 8h Ann. Appl. Power Elecr. Cf. and Exp. (APEC003), Miami Beach, SA, Feb. 9-3, 003. ], Special issue digial crol in power elecrics, IEEE Trans. Power Elecr., Vol. 8, No., Par II of Two Pars, Jan ] D.A. Gran, M. Sevens, and J.A. Houldsworh, The effec of word lengh he harmic cen of microprocessor-based PWM waveform generaors, IEEE Trans. Ind. Applic., Vol., No., Jan./Feb. 985, pp ] A.V. Peerchev, S.R. Sanders, and J.A. Houldsworh, Quanizai resolui and limi cycling in digially crolled PWM cverers, Proceedings IEEE 3nd Annual Power Elecr. Spec. Cf., Vancouver, Canada, 00, cd-rom. 5] D.M. Van de Sype, K. De Gussemé, A.P. Van den Bossche, J.A. Melkebeek, Small-signal Laplace-domain analysis of uniformly-sampled pulsewidh modulaors, Proc. of he 35h Ann. Power Elecr. Spec. Cf., Aachen, Germany, 004, cd-rom. 6] G.C. Verghese, M.E. Elbuluk, and J.G. Kassakian, A general approach o sampled-daa modeling for power elecric circuis, IEEE Trans. Power Elecr., Vol., Apr. 986, pp ] V. Rajasekaran, J. Sun, and B.S. Heck, Bilinear discree-ime modeling for enhanced sabiliy predici and digial crol design, Trans. Power Elecr., Vol. 8, No., Jan. 003, pp ] G.F. Franklin, J.D. Powell, and M. Workman, Digial crol of dynamic sysems, Addis Wesley Lgman, California, SA, 3rd edii,
Simulation Analysis of DC-DC Circuit Based on Simulink in Intelligent Vehicle Terminal
Open Access Library Journal 218, Volume 5, e4682 ISSN Online: 2333-9721 ISSN Prin: 2333-975 Simulai Analysis of DC-DC Circui Based Simulink in Inelligen Vehicle erminal Weiran Li, Guoping Yang College
More informationLecture 5: DC-DC Conversion
1 / 31 Lecure 5: DC-DC Conversion ELEC-E845 Elecric Drives (5 ECTS) Mikko Rouimo (lecurer), Marko Hinkkanen (slides) Auumn 217 2 / 31 Learning Oucomes Afer his lecure and exercises you will be able o:
More informationPhase-Shifting Control of Double Pulse in Harmonic Elimination Wei Peng1, a*, Junhong Zhang1, Jianxin gao1, b, Guangyi Li1, c
Inernaional Symposium on Mechanical Engineering and Maerial Science (ISMEMS 016 Phase-Shifing Conrol of Double Pulse in Harmonic Eliminaion Wei Peng1, a*, Junhong Zhang1, Jianxin gao1, b, Guangyi i1, c
More informationEE 330 Lecture 24. Amplification with Transistor Circuits Small Signal Modelling
EE 330 Lecure 24 Amplificaion wih Transisor Circuis Small Signal Modelling Review from las ime Area Comparison beween BJT and MOSFET BJT Area = 3600 l 2 n-channel MOSFET Area = 168 l 2 Area Raio = 21:1
More informationMemorandum on Impulse Winding Tester
Memorandum on Impulse Winding Teser. Esimaion of Inducance by Impulse Response When he volage response is observed afer connecing an elecric charge sored up in he capaciy C o he coil L (including he inside
More informationPulse Train Controlled PCCM Buck-Boost Converter Ming Qina, Fangfang Lib
5h Inernaional Conference on Environmen, Maerials, Chemisry and Power Elecronics (EMCPE 016 Pulse Train Conrolled PCCM Buck-Boos Converer Ming Qina, Fangfang ib School of Elecrical Engineering, Zhengzhou
More informationEXPERIMENT #9 FIBER OPTIC COMMUNICATIONS LINK
EXPERIMENT #9 FIBER OPTIC COMMUNICATIONS LINK INTRODUCTION: Much of daa communicaions is concerned wih sending digial informaion hrough sysems ha normally only pass analog signals. A elephone line is such
More informationP. Bruschi: Project guidelines PSM Project guidelines.
Projec guidelines. 1. Rules for he execuion of he projecs Projecs are opional. Their aim is o improve he sudens knowledge of he basic full-cusom design flow. The final score of he exam is no affeced by
More informationUniversal microprocessor-based ON/OFF and P programmable controller MS8122A MS8122B
COMPETENCE IN MEASUREMENT Universal microprocessor-based ON/OFF and P programmable conroller MS8122A MS8122B TECHNICAL DESCRIPTION AND INSTRUCTION FOR USE PLOVDIV 2003 1 I. TECHNICAL DATA Analog inpus
More informationA Bidirectional Three-Phase Push-Pull Converter With Dual Asymmetrical PWM Method
A Bidirecional Three-Phase Push-Pull Converer Wih Dual Asymmeral PWM Mehod Minho Kwon, Junsung Par, Sewan Choi, IEEE Senior Member Deparmen of Elecral and Informaion Engineering Seoul Naional Universiy
More information10. The Series Resistor and Inductor Circuit
Elecronicsab.nb 1. he Series esisor and Inducor Circui Inroducion he las laboraory involved a resisor, and capacior, C in series wih a baery swich on or off. I was simpler, as a pracical maer, o replace
More informationTable of Contents. 3.0 SMPS Topologies. For Further Research. 3.1 Basic Components. 3.2 Buck (Step Down) 3.3 Boost (Step Up) 3.4 Inverter (Buck/Boost)
Table of Conens 3.0 SMPS Topologies 3.1 Basic Componens 3.2 Buck (Sep Down) 3.3 Boos (Sep Up) 3.4 nverer (Buck/Boos) 3.5 Flyback Converer 3.6 Curren Boosed Boos 3.7 Curren Boosed Buck 3.8 Forward Converer
More informationEXPERIMENT #4 AM MODULATOR AND POWER AMPLIFIER
EXPERIMENT #4 AM MODULATOR AND POWER AMPLIFIER INTRODUCTION: Being able o ransmi a radio frequency carrier across space is of no use unless we can place informaion or inelligence upon i. This las ransmier
More informationECMA st Edition / June Near Field Communication Wired Interface (NFC-WI)
ECMA-373 1 s Ediion / June 2006 Near Field Communicaion Wired Inerface (NFC-WI) Sandard ECMA-373 1 s Ediion / June 2006 Near Field Communicaion Wired Inerface (NFC-WI) Ecma Inernaional Rue du Rhône 114
More informationChapter 2 Summary: Continuous-Wave Modulation. Belkacem Derras
ECEN 44 Communicaion Theory Chaper Summary: Coninuous-Wave Modulaion.1 Modulaion Modulaion is a process in which a parameer of a carrier waveform is varied in accordance wih a given message (baseband)
More informationInvestigation and Simulation Model Results of High Density Wireless Power Harvesting and Transfer Method
Invesigaion and Simulaion Model Resuls of High Densiy Wireless Power Harvesing and Transfer Mehod Jaber A. Abu Qahouq, Senior Member, IEEE, and Zhigang Dang The Universiy of Alabama Deparmen of Elecrical
More informationDirect Analysis of Wave Digital Network of Microstrip Structure with Step Discontinuities
Direc Analysis of Wave Digial Nework of Microsrip Srucure wih Sep Disconinuiies BILJANA P. SOŠIĆ Faculy of Elecronic Engineering Universiy of Niš Aleksandra Medvedeva 4, Niš SERBIA MIODRAG V. GMIROVIĆ
More informationPower losses in pulsed voltage source inverters/rectifiers with sinusoidal currents
ree-wheeling diode Turn-off power dissipaion: off/d = f s * E off/d (v d, i LL, T j/d ) orward power dissipaion: fw/t = 1 T T 1 v () i () d Neglecing he load curren ripple will resul in: fw/d = i Lavg
More informationDouble Tangent Sampling Method for Sinusoidal Pulse Width Modulation
Compuaional and Applied Mahemaics Journal 2018; 4(1): 8-14 hp://www.aasci.org/journal/camj ISS: 2381-1218 (Prin); ISS: 2381-1226 (Online) Double Tangen Sampling Mehod for Sinusoidal Pulse Widh Modulaion
More informationSignal Characteristics
Signal Characerisics Analog Signals Analog signals are always coninuous (here are no ime gaps). The signal is of infinie resoluion. Discree Time Signals SignalCharacerisics.docx 8/28/08 10:41 AM Page 1
More informationA Novel Concept for Transformer Volt Second Balancing of a VIENNA Rectifier III Based on Direct Magnetizing Current Measurement
A Novel Concep for ransformer Vol Second Balancing of a VIENNA Recifier III Based on Direc Magneizing Curren Measuremen Franz Sögerer Johann W. Kolar Uwe Drofenik echnical Universiy Vienna Dep. of Elecrical
More informationCommunication Systems. Department of Electronics and Electrical Engineering
COMM 704: Communicaion Lecure : Analog Mulipliers Dr Mohamed Abd El Ghany Dr. Mohamed Abd El Ghany, Mohamed.abdel-ghany@guc.edu.eg nroducion Nonlinear operaions on coninuous-valued analog signals are ofen
More informationANALOG AND DIGITAL SIGNAL PROCESSING LABORATORY EXPERIMENTS : CHAPTER 3
Laboraory # Chap 3 Objecives Linear Sysem Response: general case Undersand he difference and he relaionship beween a sep and impulse response. Deermine he limis of validiy of an approximaed impulse response.
More informationEECE 301 Signals & Systems Prof. Mark Fowler
EECE 3 Signals & Sysems Prof. Mark Fowler Noe Se #8 C-T Sysems: Frequency-Domain Analysis of Sysems Reading Assignmen: Secion 5.2 of Kamen and Heck /2 Course Flow Diagram The arrows here show concepual
More informationTechnology Trends & Issues in High-Speed Digital Systems
Deailed comparison of dynamic range beween a vecor nework analyzer and sampling oscilloscope based ime domain reflecomeer by normalizing measuremen ime Sho Okuyama Technology Trends & Issues in High-Speed
More informationBOUNCER CIRCUIT FOR A 120 MW/370 KV SOLID STATE MODULATOR
BOUNCER CIRCUIT FOR A 120 MW/370 KV SOLID STATE MODULATOR D. Gerber, J. Biela Laboraory for High Power Elecronic Sysems ETH Zurich, Physiksrasse 3, CH-8092 Zurich, Swizerland Email: gerberdo@ehz.ch This
More informationProceedings of International Conference on Mechanical, Electrical and Medical Intelligent System 2017
on Mechanical, Elecrical and Medical Inelligen Sysem 7 Consan On-ime Conrolled Four-phase Buck Converer via Saw-oohwave Circui and is Elemen Sensiiviy Yi Xiong a, Koyo Asaishi b, Nasuko Miki c, Yifei Sun
More informationGaN-HEMT Dynamic ON-state Resistance characterisation and Modelling
GaN-HEMT Dynamic ON-sae Resisance characerisaion and Modelling Ke Li, Paul Evans, Mark Johnson Power Elecronics, Machine and Conrol group Universiy of Noingham, UK Email: ke.li@noingham.ac.uk, paul.evans@noingham.ac.uk,
More informationEE201 Circuit Theory I Fall
EE1 Circui Theory I 17 Fall 1. Basic Conceps Chaper 1 of Nilsson - 3 Hrs. Inroducion, Curren and Volage, Power and Energy. Basic Laws Chaper &3 of Nilsson - 6 Hrs. Volage and Curren Sources, Ohm s Law,
More informationHF Transformer Based Grid-Connected Inverter Topology for Photovoltaic Systems
1 HF Transformer Based Grid-Conneced Inverer Topology for Phoovolaic Sysems Abhiji Kulkarni and Vinod John Deparmen of Elecrical Engineering, IISc Bangalore, India. (abhijik@ee.iisc.erne.in, vjohn@ee.iisc.erne.in)
More informationChapter 1: Introduction
Second ediion ober W. Erickson Dragan Maksimovic Universiy of Colorado, Boulder.. Inroducion o power processing.. Some applicaions of power elecronics.3. Elemens of power elecronics Summary of he course.
More informationDead Zone Compensation Method of H-Bridge Inverter Series Structure
nd Inernaional Conference on Elecrical, Auomaion and Mechanical Engineering (EAME 7) Dead Zone Compensaion Mehod of H-Bridge Inverer Series Srucure Wei Li Insiue of Elecrical Engineering and Informaion
More informationComparative Analysis of the Large and Small Signal Responses of "AC inductor" and "DC inductor" Based Chargers
Comparaive Analysis of he arge and Small Signal Responses of "AC inducor" and "DC inducor" Based Chargers Ilya Zelser, Suden Member, IEEE and Sam Ben-Yaakov, Member, IEEE Absrac Two approaches of operaing
More information7 th International Conference on DEVELOPMENT AND APPLICATION SYSTEMS S u c e a v a, R o m a n i a, M a y 27 29,
7 h Inernaional Conference on DEVEOPMENT AND APPICATION SYSTEMS S u c e a v a, o m a n i a, M a y 27 29, 2 0 0 4 THEE-PHASE AC CHOPPE WITH IGBT s Ovidiu USAU 1, Mihai UCANU, Crisian AGHION, iviu TIGAEU
More information4 20mA Interface-IC AM462 for industrial µ-processor applications
Because of he grea number of indusrial buses now available he majoriy of indusrial measuremen echnology applicaions sill calls for he sandard analog curren nework. The reason for his lies in he fac ha
More informationExplanation of Maximum Ratings and Characteristics for Thyristors
8 Explanaion of Maximum Raings and Characerisics for Thyrisors Inroducion Daa shees for s and riacs give vial informaion regarding maximum raings and characerisics of hyrisors. If he maximum raings of
More informationGenerating Polar Modulation with R&S SMU200A
Rohde & Schwarz producs: SMU00 Generaing Polar Modulaion wih R&S SMU00 Polar modulaion is a mehod where digial modulaion is realized as a combinaion of phase and ampliude modulaion, raher han using an
More informationControl and Protection Strategies for Matrix Converters. Control and Protection Strategies for Matrix Converters
Conrol and Proecion Sraegies for Marix Converers Dr. Olaf Simon, Siemens AG, A&D SD E 6, Erlangen Manfred Bruckmann, Siemens AG, A&D SD E 6, Erlangen Conrol and Proecion Sraegies for Marix Converers To
More informationControl circuit for a Self-Oscillating Power Supply (SOPS) TDA8385
FEATURES Bandgap reference generaor Slow-sar circuiry Low-loss peak curren sensing Over-volage proecion Hyseresis conrolled sand-by funcion Error amplifier wih gain seing Programmable ransfer characer
More informationParameters Affecting Lightning Backflash Over Pattern at 132kV Double Circuit Transmission Lines
Parameers Affecing Lighning Backflash Over Paern a 132kV Double Circui Transmission Lines Dian Najihah Abu Talib 1,a, Ab. Halim Abu Bakar 2,b, Hazlie Mokhlis 1 1 Deparmen of Elecrical Engineering, Faculy
More informationDevelopment of Temporary Ground Wire Detection Device
Inernaional Journal of Smar Grid and Clean Energy Developmen of Temporary Ground Wire Deecion Device Jing Jiang* and Tao Yu a Elecric Power College, Souh China Universiy of Technology, Guangzhou 5164,
More informationA New Voltage Sag and Swell Compensator Switched by Hysteresis Voltage Control Method
Proceedings of he 8h WSEAS Inernaional Conference on ELECTRIC POWER SYSTEMS, HIGH VOLTAGES, ELECTRIC MACHINES (POWER '8) A New Volage Sag and Swell Compensaor Swiched by Hyseresis Volage Conrol Mehod AMIR
More informationM2 3 Introduction to Switching Regulators. 1. What is a switching power supply? 2. What types of switchers are available?
M2 3 Inroducion o Swiching Regulaors Objecive is o answerhe following quesions: 1. Wha is a swiching power supply? 2. Wha ypes of swichers are available? 3. Why is a swicher needed? 4. How does a swicher
More informationECMA-373. Near Field Communication Wired Interface (NFC-WI) 2 nd Edition / June Reference number ECMA-123:2009
ECMA-373 2 nd Ediion / June 2012 Near Field Communicaion Wired Inerface (NFC-WI) Reference number ECMA-123:2009 Ecma Inernaional 2009 COPYRIGHT PROTECTED DOCUMENT Ecma Inernaional 2012 Conens Page 1 Scope...
More informationSynchronization of single-channel stepper motor drivers reduces noise and interference
hronizaion of single-channel sepper moor drivers reduces noise and inerference n mos applicaions, a non-synchronized operaion causes no problems. However, in some cases he swiching of he wo channels inerfere,
More informationAN303 APPLICATION NOTE
AN303 APPLICATION NOTE LATCHING CURRENT INTRODUCTION An imporan problem concerning he uilizaion of componens such as hyrisors or riacs is he holding of he componen in he conducing sae afer he rigger curren
More informationISSCC 2007 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.8
ISSCC 27 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.8 29.8 A 3GHz Swiching DC-DC Converer Using Clock- Tree Charge-Recycling in 9nm CMOS wih Inegraed Oupu Filer Mehdi Alimadadi, Samad Sheikhaei,
More informationNegative frequency communication
Negaive frequency communicaion Fanping DU Email: dufanping@homail.com Qing Huo Liu arxiv:2.43v5 [cs.it] 26 Sep 2 Deparmen of Elecrical and Compuer Engineering Duke Universiy Email: Qing.Liu@duke.edu Absrac
More informationHow to Shorten First Order Unit Testing Time. Piotr Mróz 1
How o Shoren Firs Order Uni Tesing Time Pior Mróz 1 1 Universiy of Zielona Góra, Faculy of Elecrical Engineering, Compuer Science and Telecommunicaions, ul. Podgórna 5, 65-246, Zielona Góra, Poland, phone
More informationDC-bus Voltage Controllers for a Three-Phase Voltage-Source Inverter for Distributed Generation
European Associaion for he Developmen of Renewable Energies, Environmen and Power Qualiy Inernaional Conference on Renewable Energies, and Power Qualiy (ICREPQ9) Valencia (Spain), 5h o 7h April, 29 DC-bus
More informationMODELING OF CROSS-REGULATION IN MULTIPLE-OUTPUT FLYBACK CONVERTERS
MODELING OF CROSS-REGULATION IN MULTIPLE-OUTPUT FLYBACK CONVERTERS Dragan Maksimovićand Rober Erickson Colorado Power Elecronics Cener Deparmen of Elecrical and Compuer Engineering Universiy of Colorado,
More informationWrap Up. Fourier Transform Sampling, Modulation, Filtering Noise and the Digital Abstraction Binary signaling model and Shannon Capacity
Wrap Up Fourier ransorm Sampling, Modulaion, Filering Noise and he Digial Absracion Binary signaling model and Shannon Capaciy Copyrigh 27 by M.H. Perro All righs reserved. M.H. Perro 27 Wrap Up, Slide
More informationJitter Analysis of Current-Mode Logic Frequency Dividers
Universiy of California a Davis, Deparmen of Elecrical and Compuer Engineering Marko Aleksic Jier Analysis of Curren-Mode Logic Frequency Dividers Ph.D. Research Proposal able of Conens Secion : Inroducion
More informationECE-517 Reinforcement Learning in Artificial Intelligence
ECE-517 Reinforcemen Learning in Arificial Inelligence Lecure 11: Temporal Difference Learning (con.), Eligibiliy Traces Ocober 8, 2015 Dr. Iamar Arel College of Engineering Deparmen of Elecrical Engineering
More informationMach Zehnder Interferometer for Wavelength Division Multiplexing
Mach Zehnder nerferomeer for Wavelengh Division Muliplexing Ary Syahriar Pusa Pengkajian dan Penerapan Teknologi nformasi dan Elekronika Badan Pengkajian dan Penerapan Teknologi e-mail : ary@inn.bpp.go.id
More informationA new method for classification and characterization of voltage sags
Elecric Power Sysems Research 58 (2001) 27 35 www.elsevier.com/locae/epsr A new mehod for classificaion and characerizaion of volage sags Mladen Kezunovic *, Yuan Liao Deparmen of Elecrical Engineering,
More informationExperiment 6: Transmission Line Pulse Response
Eperimen 6: Transmission Line Pulse Response Lossless Disribued Neworks When he ime required for a pulse signal o raverse a circui is on he order of he rise or fall ime of he pulse, i is no longer possible
More informationChapter 2 Introduction: From Phase-Locked Loop to Costas Loop
Chaper 2 Inroducion: From Phase-Locked Loop o Cosas Loop The Cosas loop can be considered an exended version of he phase-locked loop (PLL). The PLL has been invened in 932 by French engineer Henri de Belleszice
More informationChannel Estimation for Wired MIMO Communication Systems
Channel Esimaion for Wired MIMO Communicaion Sysems Final Repor Mulidimensional DSP Projec, Spring 2005 Daifeng Wang Absrac This repor addresses raining-based channel modeling and esimaion for a wired
More informationLecture #7: Discrete-time Signals and Sampling
EEL335: Discree-Time Signals and Sysems Lecure #7: Discree-ime Signals and Sampling. Inroducion Lecure #7: Discree-ime Signals and Sampling Unlike coninuous-ime signals, discree-ime signals have defined
More informationA Novel Bidirectional DC-DC Converter with Battery Protection
Inernaional Journal of Engineering Research and Developmen e-issn: 2278-067X, p-issn : 2278-800X, www.ijerd.com Volume 5, Issue 1 (November 12), PP. 46-53 A Novel Bidirecional DC-DC Converer wih Baery
More informationA1 K. 12V rms. 230V rms. 2 Full Wave Rectifier. Fig. 2.1: FWR with Transformer. Fig. 2.2: Transformer. Aim: To Design and setup a full wave rectifier.
2 Full Wave Recifier Aim: To Design and seup a full wave recifier. Componens Required: Diode(1N4001)(4),Resisor 10k,Capacior 56uF,Breadboard,Power Supplies and CRO and ransformer 230V-12V RMS. + A1 K B1
More informationComparative Study of Feed Forward and SPWM Control Technique for DC to DC Dual Active Bridge Converter Driving Single Phase Inverter
JRST nernaional Journal for nnovaive Research in Science & Technology Volume 3 ssue 1 June 216 SSN (online): 2349-61 Comparaive Sudy of Feed Forward and SPWM Conrol Technique for DC o DC Dual Acive Bridge
More informationFully Integrated DC-DC Buck Converter
1 Fully Inegraed DC-DC Buck Converer Carlos Eldio Azevedo, João Caldinhas Vaz and Pedro Sanos Insiuo Superior Técnico, Av. Rovisco Pais 1, 1049-001, isbon, Porugal Absrac - This disseraion presens he design
More informationELEG 3124 SYSTEMS AND SIGNALS Ch. 1 Continuous-Time Signals
Deparmen of Elecrical Engineering Universiy of Arkansas ELEG 3124 SYSTEMS AND SIGNALS Ch. 1 Coninuous-Time Signals Dr. Jingxian Wu wuj@uark.edu OUTLINE 2 Inroducion: wha are signals and sysems? Signals
More informationDiodes. Diodes, Page 1
Diodes, Page 1 Diodes V-I Characerisics signal diode Measure he volage-curren characerisic of a sandard signal diode, he 1N914, using he circui shown below. The purpose of he back-o-back power supplies
More informationFamily of Single-Inductor Multi-Output DC-DC Converters
PEDS009 Family of Single-Inducor Muli-Oupu DC-DC Converers Ray-ee in Naional Cheng Kung Universiy No., a-hseuh Road ainan Ciy, aiwan rayleelin@ee.ncku.edu.w Chi-Rung Pan Naional Cheng Kung Universiy No.,
More informationStudy on the Wide Gap Dielectric Barrier Discharge Device Gaofeng Wang
Sudy on he Wide Gap Dielecric Barrier Discharge Device Gaofeng Wang School of Informaion Engineering, Zhengzhou Universiy, Zhengzhou 450001, China 932167312@qq.com Keywords: DBD; Wide air gap; Plasma body;
More informationDigital Control Of A Buck Converter Using An 8 Bit STM Microcontroller
INTENATIONA JOUNA OF SIENTIFI & TEHNOOGY ESEAH VOUME 6, ISSUE 04, API 2017 ISSN 22778616 Digial onrol Of A Buck onverer Using An 8 Bi STM Microconroller Muhammad Umar Abbasi Absrac: The aim of his paper
More informationModulation exercises. Chapter 3
Chaper 3 Modulaion exercises Each problem is annoaed wih he leer E, T, C which sands for exercise, requires some hough, requires some concepualizaion. Problems labeled E are usually mechanical, hose labeled
More informationAnalog Circuits EC / EE / IN. For
Analog Circuis For EC / EE / IN By www.hegaeacademy.com Syllabus Syllabus for Analog Circuis Small Signal Equivalen Circuis of Diodes, BJTs, MOSFETs and Analog CMOS. Simple Diode Circuis, Clipping, Clamping,
More informationOptical Short Pulse Generation and Measurement Based on Fiber Polarization Effects
Opical Shor Pulse Generaion and Measuremen Based on Fiber Polarizaion Effecs Changyuan Yu Deparmen of Elecrical & Compuer Engineering, Naional Universiy of Singapore, Singapore, 117576 A*STAR Insiue for
More informationSolution of ECE 342 Test 2 S12
Soluion of ECE 342 Tes 2 S2. All quesions regarding superheerodyne receivers refer o his diagram. x c () Anenna B T < B RF < 2 f B = B T Oher Signals f c Mixer f Baseband x RFi RF () x RFo () () () x i
More informationThe design of an improved matched filter in DSSS-GMSK system
Journal of Physics: Conference Series PAPER OPEN ACCESS The design of an improved mached filer in DSSS-GMSK sysem To cie his aricle: Mao Wei-ong e al 16 J. Phys.: Conf. Ser. 679 1 View he aricle online
More informationECE3204 Microelectronics II Bitar / McNeill. ECE 3204 / Term D-2017 Problem Set 7
EE3204 Microelecronics II Biar / McNeill Due: Monday, May 1, 2017 EE 3204 / Term D-2017 Problem Se 7 All ex problems from Sedra and Smih, Microelecronic ircuis, 7h ediion. NOTES: Be sure your NAME and
More informationThe University of Melbourne Department of Mathematics and Statistics School Mathematics Competition, 2013 JUNIOR DIVISION Time allowed: Two hours
The Universiy of Melbourne Deparmen of Mahemaics and Saisics School Mahemaics Compeiion, 203 JUNIOR DIVISION Time allowed: Two hours These quesions are designed o es your abiliy o analyse a problem and
More informationDriver Modeling and Alignment for Worst-Case Delay Noise
Drier Modeling and Alignmen for Wors-Case Noise Supamas Sirichoiyakul, Daid Blaauw, Chanhee Oh, Rafi Ley*, Vladimir Zoloo, Jingyan Zuo Moorola Inc. Ausin, TX, *Moorola Semiconducor Israel Ld. Tel Ai, Israel
More informationCommunications II Lecture 7: Performance of digital modulation
Communicaions II Lecure 7: Performance of digial modulaion Professor Kin K. Leung EEE and Compuing Deparmens Imperial College London Copyrigh reserved Ouline Digial modulaion and demodulaion Error probabiliy
More informationNotes on the Fourier Transform
Noes on he Fourier Transform The Fourier ransform is a mahemaical mehod for describing a coninuous funcion as a series of sine and cosine funcions. The Fourier Transform is produced by applying a series
More informationEstimating Transfer Functions with SigLab
APPLICATION NOTE Esimaing Transfer Funcions wih SigLab Accurae ransfer funcion esimaion of linear, noise-free, dynamic sysems is an easy ask for DSPT SigLab. Ofen, however, he sysem being analyzed is noisy
More informationDATA SHEET. 1N914; 1N916 High-speed diodes DISCRETE SEMICONDUCTORS Sep 03
DISCRETE SEMICONDUCTORS DATA SHEET M3D176 Supersedes daa of April 1996 File under Discree Semiconducors, SC01 1996 Sep 03 FEATURES Hermeically sealed leaded glass SOD27 (DO-35) package High swiching speed:
More information13.1 Analog/Digital Lowpass Butterworth Filter
CHAPTER 3 IIR FILTER DESIGN 3. Analog/Digial Lowpass Buerworh Filer This docuen designs a lowpass digial IIR filer of he Buerworh ype. A bilinear ransforaion is perfored o creae a digial filer fro he analog
More informationIncreasing Measurement Accuracy via Corrective Filtering in Digital Signal Processing
ISSN(Online): 39-8753 ISSN (Prin): 347-67 Engineering and echnology (An ISO 397: 7 Cerified Organizaion) Vol. 6, Issue 5, ay 7 Increasing easuremen Accuracy via Correcive Filering in Digial Signal Processing
More informationLecture September 6, 2011
cs294-p29 Seminar on Algorihmic Game heory Sepember 6, 2011 Lecure Sepember 6, 2011 Lecurer: Chrisos H. Papadimiriou Scribes: Aloni Cohen and James Andrews 1 Game Represenaion 1.1 abular Form and he Problem
More informationACTIVITY BASED COSTING FOR MARITIME ENTERPRISES
ACTIVITY BASED COSTING FOR MARITIME ENTERPRISES 1, a 2, b 3, c 4, c Sualp Omer Urkmez David Sockon Reza Ziarai Erdem Bilgili a, b De Monfor Universiy, UK, c TUDEV, Insiue of Mariime Sudies, Turkey 1 sualp@furrans.com.r
More informationMATLAB/SIMULINK TECHNOLOGY OF THE SYGNAL MODULATION
J Modern Technology & Engineering Vol2, No1, 217, pp76-81 MATLAB/SIMULINK TECHNOLOGY OF THE SYGNAL MODULATION GA Rusamov 1*, RJ Gasimov 1, VG Farhadov 1 1 Azerbaijan Technical Universiy, Baku, Azerbaijan
More informationA WIDEBAND RADIO CHANNEL MODEL FOR SIMULATION OF CHAOTIC COMMUNICATION SYSTEMS
A WIDEBAND RADIO CHANNEL MODEL FOR SIMULATION OF CHAOTIC COMMUNICATION SYSTEMS Kalle Rui, Mauri Honanen, Michael Hall, Timo Korhonen, Veio Porra Insiue of Radio Communicaions, Helsini Universiy of Technology
More informationRevision: June 11, E Main Suite D Pullman, WA (509) Voice and Fax
2.5.3: Sinusoidal Signals and Complex Exponenials Revision: June 11, 2010 215 E Main Suie D Pullman, W 99163 (509) 334 6306 Voice and Fax Overview Sinusoidal signals and complex exponenials are exremely
More informationLecture 4. EITN Chapter 12, 13 Modulation and diversity. Antenna noise is usually given as a noise temperature!
Lecure 4 EITN75 2018 Chaper 12, 13 Modulaion and diversiy Receiver noise: repeiion Anenna noise is usually given as a noise emperaure! Noise facors or noise figures of differen sysem componens are deermined
More informationLECTURE 1 CMOS PHASE LOCKED LOOPS
Lecure 01 (8/9/18) Page 1-1 Objecive LECTURE 1 CMOS PHASE LOCKED LOOPS OVERVIEW Undersand he principles and applicaions of phase locked loops using inegraed circui echnology wih emphasis on CMOS echnology.
More informationDesign of High-linearity Delay Detection Circuit for 10-Gb/s Communication System in 65-nm CMOS
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.6, DECEMBER, 2017 ISSN(Prin) 1598-1657 hps://doi.org/10.5573/jsts.2017.17.6.742 ISSN(Online) 2233-4866 Design of High-lineariy Delay Deecion
More informationDigital Communications - Overview
EE573 : Advanced Digial Communicaions Digial Communicaions - Overview Lecurer: Assoc. Prof. Dr Noor M Khan Deparmen of Elecronic Engineering, Muhammad Ali Jinnah Universiy, Islamabad Campus, Islamabad,
More informationLaboratory #2. Spectral Analysis of Digital Baseband Signals. SYSC 4600 Digital Communications
Laboraory #2 Speral Analysis of Digial Baseband Signals SYSC 4600 Digial Communiaions Deparmen of Sysems and Compuer Engineering Fauly of Engineering Carleon Universiy Oober 206 Deparmen of Sysems & Compuer
More informationUNIT IV DIGITAL MODULATION SCHEME
UNI IV DIGIAL MODULAION SCHEME Geomeric Represenaion of Signals Ojecive: o represen any se of M energy signals {s i (} as linear cominaions of N orhogonal asis funcions, where N M Real value energy signals
More information4.5 Biasing in BJT Amplifier Circuits
4/5/011 secion 4_5 Biasing in MOS Amplifier Circuis 1/ 4.5 Biasing in BJT Amplifier Circuis eading Assignmen: 8086 Now le s examine how we C bias MOSFETs amplifiers! f we don bias properly, disorion can
More informationOpenStax-CNX module: m Elemental Signals. Don Johnson. Perhaps the most common real-valued signal is the sinusoid.
OpenSax-CNX module: m0004 Elemenal Signals Don Johnson This work is produced by OpenSax-CNX and licensed under he Creaive Commons Aribuion License.0 Absrac Complex signals can be buil from elemenal signals,
More informationStudy and Analysis of Various Tuning Methods of PID Controller for AVR System
Inernaional Journal of esearch in Elecrical & Elecronics Engineering olume, Issue, July-Sepember, 203, pp. 93-98, IASTE 203 www.iaser.com, Online: 2347-5439, Prin: 2348-0025 ABSTACT Sudy and Analysis of
More informationAutomatic Power Factor Control Using Pic Microcontroller
IDL - Inernaional Digial Library Of Available a:www.dbpublicaions.org 8 h Naional Conference on Advanced Techniques in Elecrical and Elecronics Engineering Inernaional e-journal For Technology And Research-2017
More informationMODEL: M6SXF1. POWER INPUT DC Power R: 24 V DC
Tension-Clamp Ulra-Slim Signal Condiioners M6S Series FUNCTION MODULE (PC programmable) Funcions & Feaures Mainenance-free ension clamp connecion Single inpu filer and funcion module 12 ypes of funcions
More informationAnswer Key for Week 3 Homework = 100 = 140 = 138
Econ 110D Fall 2009 K.D. Hoover Answer Key for Week 3 Homework Problem 4.1 a) Laspeyres price index in 2006 = 100 (1 20) + (0.75 20) Laspeyres price index in 2007 = 100 (0.75 20) + (0.5 20) 20 + 15 = 100
More information