Surviving the SOC Revolution

Size: px
Start display at page:

Download "Surviving the SOC Revolution"

Transcription

1 Surviving the SOC Revolution A Guide to Platform-Based Design Henry Chang Larry Cooke Merrill Hunt Grant Martin Andrew McNelly Lee Todd KLUWER ACADEMIC PUBLISHERS NEW YORK, BOSTON, DORDRECHT, LONDON, MOSCOW

2 Contents Authors Acknowledgments Preface Chapter 1 Moving to System-on-Chip Design Chapter 2 Overview of the SOC Design Process Chapter 3 Integration Platforms and SOC Design Chapter 4 Function-Architecture Co-Design Chapter 5 Designing Communications Networks Chapter 6 Developing an Integration Platform Chapter 7 Creating Derivative Designs Chapter 8 Analog/Mixed-Signal in SOC Design Chapter 9 Software Design in SOCs Chapter 10 In Conclusion Index v vii ix

3 ebook ISBN: Print ISBN: Kluwer Academic Publishers New York, Boston, Dordrecht, London, Moscow Print 1999 Kluwer Academic Publishers Dordrecht All rights reserved No part of this ebook may be reproduced or transmitted in any form or by any means, electronic, mechanical, recording, or otherwise, without written consent from the Publisher Created in the United States of America Visit Kluwer Online at: and Kluwer's ebookstore at:

4 Authors Henry Chang, Ph.D. is a senior member of consulting staff in Cadence Design Systems Design Methodology Engineering group, and is the chair of the VSI Alliance s mixed-signal development working group. Larry Cooke is an independent consultant to the EDA and electronics design industry. Merrill Hunt is a fellow of Cadence Design Systems. Grant Martin is a senior architect in Cadence Design Systems Design Methodology Engineering group. Andrew J. McNelly was a senior director of Solutions Architecture in Cadence Design Systems Strategic Marketing group, and is currently the senior director of Strategic Marketing at Simutech, LLC. Lee Todd was a senior director of Solutions Development in Cadence Design Systems Strategic Marketing group, and is currently the senior director of Business Development and Product Marketing at Simutech, LLC.

5 Acknowledgments A collective work of this nature is not possible without a considerable amount of mutual support. For that, we would like to thank and acknowledge each other s contribution to the book. The support and encouragement of many other people were also essential for achieving our goal. We would like to acknowledge Steve Glaser, Bob Hon, Patrick Scaglia, Joe Mastroianni, and Alberto Sangiovanni-Vincentelli for their key support. The pivotal roles of Doug Fairbairn, Diana Anderson, and Larry Rosenberg in establishing and growing the VSI Alliance deserve special acknowledgment. Shannon Johnston, Fumiyasu Hirose, Eric Marcadé, and Alain Rabaeijs reviewed the material and provided very useful comments and suggestions. A special debt of gratitude is owed to Linda Fogel, our editor, whose relentless pursuit of consistency, clarity, and completeness was critical to pulling the diverse styles and thoughts of all the authors together. This book might never have been finished without her tireless contributions. We would also like to thank Maria Pavlick, Mary Stewart, Gloria Kreitman and Cathereene Huynh for their hard work in getting this volume to production. Cadence Design Systems provided the fertile environment for discussing and exploring the ideas in this book. As the book took shape, the corporate marketing team was instrumental in seeing to the details of layout, graphics, cover design, and handoff to the publisher. Many of the ideas in this book were built after extensive discussions with many different people. In particular, we would like to thank Mike Meyer, Jim Rowson, Rich Owen, Mark Scheitrum, Kent Shimasaki, Sam George, Pat Sheridan, Kurt Jagler, Leif Rosqvist, Jan Rabaey, Dan Jefferies, Bill Salefski, Stan Krolikoski, Paolo Giusto, Sanjay Chakravarty, Christopher Lennard, Jin Shyr, Kumar Venkatramani, Pete Paterson, Tony Kim, Steve Manser, Graham Matthew, and Ted Vucurevich for their part in these discussions. The particular conclusions drawn in this book, of course, are the responsibility of the authors alone. There are many others not specifically named who also con-

6 viii tributed, and to them we would like to extend our thanks. In addition, each author would like to especially acknowledge the following people. Henry Chang would like to pay special thanks to his wife, Pora Park, and to his colleagues on the VSI Alliance s mixed-signal development working group. Larry Cooke would like to acknowledge with heartfelt thanks his wife, Diane, and their son, David, for their unwavering support during the long hours of writing. Merrill Hunt would like to acknowledge his wife, Pamela, and children for their support and encouragement. He would also like to acknowledge his appreciation of the many chip designers with whom he has worked and shared successes and failures. Grant Martin would like to pay special thanks to his wife, Margaret Steele, for constant support and encouragement, and to his daughters, Jennifer and Fiona, for their willingness to tolerate his moods as the deadlines approached. Andrew McNelly would like to especially acknowledge the unending support and encouragement of his wife, Merridee, and son, Trent. Lee Todd would like to thank his wife, Linda, for her support and guidance as the process for pulling the book together wore on in the final stages. He would also like to thank the systems designers with whom he has worked, who shaped many of the perspectives in this book. Henry Chang Larry Cooke Merrill R. Hunt Grant Martin Andrew J. McNelly Lee Todd San Jose, California July 1999

7 Preface By the year 2002, it is estimated that more information appliances will be sold to consumers than PCs (Business Week, March 1999). This new market includes small, mobile, and ergonomic devices that provide information, entertainment, and communications capabilities to consumer electronics, industrial automation, retail automation, and medical markets. These devices require complex electronic design and system integration, delivered in the short time frames of consumer electronics. The system design challenge of the next decades is the dramatic expansion of this spectrum of diversity. Small, low-power, embedded devices will accelerate as microelectronic mechanical system (MEMS) technology becomes available. Microscopic devices, powered by ambient energy in their environment, will be able to sense numerous fields, position, velocity, and acceleration, and communicate with substantial bandwidth in the near area. Larger, more powerful systems within the infrastructure will be driven by the continued improvements in storage density, memory density, processing capability, and system-area interconnects as single board systems are eclipsed by complete systems on a chip. The overall goal of electronic embedded system design is to balance production costs with development time and cost in view of performance and functionality considerations. Production cost depends mainly on the hardware components of the product. Therefore, to minimize production cost, we must do one of the following: Tailor the hardware architecture to the functionality of the product so that the minimum cost solution is chosen for that particular application, or Determine a common denominator that could be shared across multiple applications to increase production volume. The choice of one policy over the other depends on the cost of the components and on the agreements on costs versus volume in place with the manufacturers of the hardware components (IC manufacturers in primis). It is also rather obvious that the common denominator choice tends to minimize

8 x Preface development costs as well. The overall trend in industry is in fact to try to use a common hardware platform for a fairly large set of functionalities. As the complexity of the products under design increases, the development efforts increase exponentially. To keep these efforts in check, a design methodology that favors reuse and early error detection is essential. Both reuse and early error detection imply that the design activity must be defined rigorously, so that all phases are clearly identified and appropriate checks are enforced. To be effective, a design methodology that addresses complex systems has to start at high levels of abstraction. In most of the embedded system design companies, designers are familiar with working at levels of abstraction that are too close to implementation so that sharing design components and verifying designs before prototypes are built is nearly impossible. Design reuse is most effective in reducing cost and development time when the components to be shared are close to the final implementation. On the other hand, it is not always possible or desirable to share designs at this level, since minimal variations in specification can result in different, albeit similar, implementations. However, moving higher in abstraction can eliminate the differences among designs, so that the higher level of abstraction can be shared and only a minimal amount of work needs to be carried out to achieve final implementation. The ultimate goal is to create a library of functions and of hardware and software implementations that can be used for all new designs. It is important to have a multilevel library, since it is often the case that the lower levels that are closer to the physical implementation change because of the advances in technology, while the higher levels tend to be stable across product versions. We believe that it is most likely that the preferred approaches to the implementation of complex embedded systems will include the following aspects: Design costs and time are likely to dominate the decision-making process for system designers. Therefore, design reuse in all its shapes and forms will be of paramount importance. Flexibility is essential to be able to map an ever-growing functionality onto an ever-evolving hardware. Designs have to be captured at the highest level of abstraction to be able to exploit all the degrees of freedom that are available. Such a level of abstraction should not make any distinction between hardware and software, since such a distinction is the consequence of a design decision. Next-generation systems will use a few highly complex (Moore s Law Limited) part-types, but many more energy-power-cost-efficient, medium-complexity ((10M-100M) gates in 50nm technology) chips, working concurrently to implement solutions to complex sensing, computing, and signaling/actuating problems. Such chips will most likely be developed as an instance of a particular platform. That is, rather than being assembled from a collection of

9 Preface xi independently developed blocks of silicon functionality, they will be derived from a specific family of micro-architectures, possibly oriented toward a particular class of problems, that can be modified (extended or reduced) by the system developer. These platforms will be extended mostly through the use of large blocks of functionality (for example, in the form of co-processors), but they will also likely support extensibility in the memory/communication architecture as well. These platforms will be highly programmable. Both system and software reuse impose a design methodology that has to leverage existing implementations available at all levels of abstraction. This implies that pre-existing components should be assembled with little or no effort. This book deals with the basic principles of a design methodology that addresses the concerns expressed above. The platform concept is carried throughout the book as a unifying theme to reuse. This is the first book that deals with the platform-based approach to the design of embedded systems and is a stepping stone for anyone who is interested in the real issues facing the design of complex systems-on-chip. Alberto Sangiovanni-Vincentelli Chief Technical Advisor Cadence Design Systems, Inc. Rome June 1999

Digital Systems Design

Digital Systems Design Digital Systems Design Digital Systems Design and Test Dr. D. J. Jackson Lecture 1-1 Introduction Traditional digital design Manual process of designing and capturing circuits Schematic entry System-level

More information

Wireless Optical Communication Systems

Wireless Optical Communication Systems Wireless Optical Communication Systems WIRELESS OPTICAL COMMUNICATION SYSTEMS STEVE HRANILOVIC Assistant Professor Department of Electrical and Computer Engineering McMaster University Hamilton Ontario

More information

HANDBOOK OF PRODUCT AND SERVICE DEVELOPMENT IN COMMUNICATION AND INFORMATION TECHNOLOGY

HANDBOOK OF PRODUCT AND SERVICE DEVELOPMENT IN COMMUNICATION AND INFORMATION TECHNOLOGY HANDBOOK OF PRODUCT AND SERVICE DEVELOPMENT IN COMMUNICATION AND INFORMATION TECHNOLOGY Handbook of Product and Service Development in Communication and Information Technology Edited by Timo O. Korhonen

More information

Multiprocessor System-on-Chip

Multiprocessor System-on-Chip Multiprocessor System-on-Chip Michael Hübner l Editors Jürgen Becker Multiprocessor System-on-Chip Hardware Design and Tool Integration Editors Michael Hübner Karlsruhe Institute of Technology (KIT) Institut

More information

Parasitic-Aware Optimization of CMOS RF Circuits

Parasitic-Aware Optimization of CMOS RF Circuits Parasitic-Aware Optimization of CMOS RF Circuits Parasitic-Aware Optimization of CMOS RF Circuits by David J. Allstot Kiyong Choi Jinho Park University of Washington KLUWER ACADEMIC PUBLISHERS NEW YORK,

More information

Computers and Quantity Surveyors

Computers and Quantity Surveyors Computers and Quantity Surveyors Macmillan Building and Surveying Series Series Editor: lvor H. Seeley Emeritus Professor, Trent Polytechnic Advanced Building Measurement, second edition, lvor H. Seeley

More information

DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS

DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,

More information

SYSTEM-ON-A-CHIP VERIFICATION. Methodology and Techniques

SYSTEM-ON-A-CHIP VERIFICATION. Methodology and Techniques SYSTEM-ON-A-CHIP VERIFICATION Methodology and Techniques SYSTEM-ON-A-CHIP VERIFICATION Methodology and Techniques Prakash Rashinkar Peter Paterson Leena Singh Cadence Design Systems, Inc. KLUWER ACADEMIC

More information

Contents CONTRIBUTING FACTORS. Preface. List of trademarks 1. WHY ARE CUSTOM CIRCUITS SO MUCH FASTER?

Contents CONTRIBUTING FACTORS. Preface. List of trademarks 1. WHY ARE CUSTOM CIRCUITS SO MUCH FASTER? Contents Preface List of trademarks xi xv Introduction and Overview of the Book WHY ARE CUSTOM CIRCUITS SO MUCH FASTER? WHO SHOULD CARE? DEFINITIONS: ASIC, CUSTOM, ETC. THE 35,000 FOOT VIEW: WHY IS CUSTOM

More information

ANALOG INTEGRATED CIRCUITS FOR COMMUNICATION Principles, Simulation and Design

ANALOG INTEGRATED CIRCUITS FOR COMMUNICATION Principles, Simulation and Design ANALOG INTEGRATED CIRCUITS FOR COMMUNICATION Principles, Simulation and Design ANALOG INTEGRATED CIRCUITS FOR COMMUNICATION Principles, Simulation and Design by Donald 0. Pederson University of California

More information

Design of Logic Systems

Design of Logic Systems Design of Logic Systems Design of Logic Systems Second edition D. Lewin Formerly Professor of Computer Science and Information Engineering, University of Sheffield D. Protheroe Lecturer in Electronic Engineering,

More information

Variation Tolerant On-Chip Interconnects

Variation Tolerant On-Chip Interconnects Variation Tolerant On-Chip Interconnects ANALOG CIRCUITS AND SIGNAL PROCESSING Series Editors: Mohammed Ismail. The Ohio State University Mohamad Sawan. École Polytechnique de Montréal For further volumes:

More information

EDA for IC System Design, Verification, and Testing

EDA for IC System Design, Verification, and Testing EDA for IC System Design, Verification, and Testing Edited by Louis Scheffer Cadence Design Systems San Jose, California, U.S.A. Luciano Lavagno Cadence Berkeley Laboratories Berkeley, California, U.S.A.

More information

Museums and marketing in an electronic age

Museums and marketing in an electronic age Museums and marketing in an electronic age Kim Lehman, BA (TSIT), BLitt (Hons) (Deakin) Submitted in fulfilment of the requirements for the degree of Doctor of Philosophy University of Tasmania July 2008

More information

Knowledge-B ased Process Planning for Construction and Manufacturing

Knowledge-B ased Process Planning for Construction and Manufacturing Knowledge-B ased Process Planning for Construction and Manufacturing Carlos Zozaya-Gorostiza Chris Hendrickson Daniel R. Rehak Department of Civil Engineering and Engineering Design Research Center Carnegie

More information

AUTOMOTIVE ELECTROMAGNETIC COMPATIBILITY (EMC)

AUTOMOTIVE ELECTROMAGNETIC COMPATIBILITY (EMC) AUTOMOTIVE ELECTROMAGNETIC COMPATIBILITY (EMC) AUTOMOTIVE ELECTROMAGNETIC COMPATIBILITY (EMC) Terence Rybak Mark Steffka KLUWER ACADEMIC PUBLISHERS NEW YORK, BOSTON, DORDRECHT, LONDON, MOSCOW ebook ISBN:

More information

Datorstödd Elektronikkonstruktion

Datorstödd Elektronikkonstruktion Datorstödd Elektronikkonstruktion [Computer Aided Design of Electronics] Zebo Peng, Petru Eles and Gert Jervan Embedded Systems Laboratory IDA, Linköping University http://www.ida.liu.se/~tdts80/~tdts80

More information

SMART ANTENNA SYSTEMS AND WIRELESS LANS

SMART ANTENNA SYSTEMS AND WIRELESS LANS SMART ANTENNA SYSTEMS AND WIRELESS LANS THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE SMART ANTENNA SYSTEMS AND WIRELESS LANS GARRET T. OKAMOTO Assistant Professor and W. J. Nicholson

More information

Si Photonics Technology Platform for High Speed Optical Interconnect. Peter De Dobbelaere 9/17/2012

Si Photonics Technology Platform for High Speed Optical Interconnect. Peter De Dobbelaere 9/17/2012 Si Photonics Technology Platform for High Speed Optical Interconnect Peter De Dobbelaere 9/17/2012 ECOC 2012 - Luxtera Proprietary www.luxtera.com Overview Luxtera: Introduction Silicon Photonics: Introduction

More information

COMPOSITE FILAMENT WINDING

COMPOSITE FILAMENT WINDING COMPOSITE FILAMENT WINDING Edited by S.T. Peters ASM International Materials Park, Ohio 44073-0002 Copyright 2011 by ASM International All rights reserved No part of this book may be reproduced, stored

More information

The Economics of Leisure and Recreation

The Economics of Leisure and Recreation The Economics of Leisure and Recreation STUDIES IN PLANNING AND CONTROL General Editors B. T. Bayliss, B.Sc.(Econ.), Ph.D. Director, Centre for European Industrial Studies University of Bath and G. M.

More information

Policy-Based RTL Design

Policy-Based RTL Design Policy-Based RTL Design Bhanu Kapoor and Bernard Murphy bkapoor@atrenta.com Atrenta, Inc., 2001 Gateway Pl. 440W San Jose, CA 95110 Abstract achieving the desired goals. We present a new methodology to

More information

Design of Mixed-Signal Microsystems in Nanometer CMOS

Design of Mixed-Signal Microsystems in Nanometer CMOS Design of Mixed-Signal Microsystems in Nanometer CMOS Carl Grace Lawrence Berkeley National Laboratory August 2, 2012 DOE BES Neutron and Photon Detector Workshop Introduction Common themes in emerging

More information

RADIO WAVE PROPAGATION AND SMART ANTENNAS FOR WIRELESS COMMUNICATIONS

RADIO WAVE PROPAGATION AND SMART ANTENNAS FOR WIRELESS COMMUNICATIONS RADIO WAVE PROPAGATION AND SMART ANTENNAS FOR WIRELESS COMMUNICATIONS THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE RADIOWAVE PROPAGATION AND SMART ANTENNAS FOR WIRELESS COMMUNICATIONS

More information

VIENNA CIRCLE COLLECTION

VIENNA CIRCLE COLLECTION VIENNA CIRCLE COLLECTION HENK L. MULDER, University of Amsterdam, Amsterdam, The Netherlands ROBERT S. COHEN, Boston University, Boston, Mass., U.S.A. BRIAN MCGUINNESS, University of Siena, Siena, Italy

More information

Faster than Nyquist Signaling

Faster than Nyquist Signaling Faster than Nyquist Signaling Deepak Dasalukunte Viktor Öwall Fredrik Rusek John B. Anderson Faster than Nyquist Signaling Algorithms to Silicon 123 Deepak Dasalukunte Lantiq Bangalore, India Fredrik

More information

FM p.i-xxii 4/2/04 11:39 AM Page v. Preface

FM p.i-xxii 4/2/04 11:39 AM Page v. Preface FM p.i-xxii 4/2/04 11:39 AM Page v The first edition of this textbook on software engineering was published more than twenty years ago. That edition was written using a dumb terminal attached to an early

More information

Changing the Approach to High Mask Costs

Changing the Approach to High Mask Costs Changing the Approach to High Mask Costs The ever-rising cost of semiconductor masks is making low-volume production of systems-on-chip (SoCs) economically infeasible. This economic reality limits the

More information

Guidelines to Promote National Integrated Circuit Industry Development : Unofficial Translation

Guidelines to Promote National Integrated Circuit Industry Development : Unofficial Translation Guidelines to Promote National Integrated Circuit Industry Development : Unofficial Translation Ministry of Industry and Information Technology National Development and Reform Commission Ministry of Finance

More information

Design in the Late-Silicon Age

Design in the Late-Silicon Age Design in the Late-Silicon Age Jan M. Rabaey University of California @ Berkeley Director MARCO Gigascale System Research Center DUSD(Labs) History Proceeds along Ages 280M 12M Permian Triasic Jurassic

More information

RF CMOS Power Amplifiers: Theory, Design and Implementation

RF CMOS Power Amplifiers: Theory, Design and Implementation RF CMOS Power Amplifiers: Theory, Design and Implementation THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE ANALOG CIRCUITS AND SIGNAL PROCESSING Consulting Editor: Mohammed Ismail.

More information

SOLDERING. Understanding the Basics. Edited by Mel Schwartz. Materials Park, Ohio

SOLDERING. Understanding the Basics. Edited by Mel Schwartz. Materials Park, Ohio SOLDERING Understanding the Basics Edited by Mel Schwartz ASM International Materials Park, Ohio 44073-0002 Copyright 2014 by ASM International All rights reserved No part of this book may be reproduced,

More information

HYBRID NEURAL NETWORK AND EXPERT SYSTEMS

HYBRID NEURAL NETWORK AND EXPERT SYSTEMS HYBRID NEURAL NETWORK AND EXPERT SYSTEMS HYBRID NEURAL NETWORK AND EXPERT SYSTEMS by Larry R. Medsker Department of Computer Science and Information Systems The American University... " Springer Science+Business

More information

Risk/Benefit Analysis in Water Resources Planning and Management

Risk/Benefit Analysis in Water Resources Planning and Management Risk/Benefit Analysis in Water Resources Planning and Management Risk/Benefit Analysis in Water Resources Planning and Management Edited by Yacov Y. Haimes Center for Large Scale Systems and Policy Analysis

More information

TRANSISTOR CIRCUITS FOR SPACECRAFT POWER SYSTEM

TRANSISTOR CIRCUITS FOR SPACECRAFT POWER SYSTEM TRANSISTOR CIRCUITS FOR SPACECRAFT POWER SYSTEM Transistor Circuits for Spacecraft Power System KengC. Wu Lockheed Martin Naval Electronics & Surveillance Systems Moorestown, NJ, USA.., ~ SPRINGER SCIENCE+BUSINESS

More information

K-Best Decoders for 5G+ Wireless Communication

K-Best Decoders for 5G+ Wireless Communication K-Best Decoders for 5G+ Wireless Communication Mehnaz Rahman Gwan S. Choi K-Best Decoders for 5G+ Wireless Communication Mehnaz Rahman Department of Electrical and Computer Engineering Texas A&M University

More information

PWM 180-Pin Probing Board Manual

PWM 180-Pin Probing Board Manual PWM 80-Pin Probing Board Manual an EZ-Extender product Revision.0, September 03 Part Number 8-000387-0 Analog Devices, Inc. One Technology Way Norwood, Mass. 006-906 a Copyright Information 03 Analog Devices,

More information

Agenda. 9:30 Registration & Coffee Networking and Sponsor Table-tops Welcome and introduction

Agenda. 9:30 Registration & Coffee Networking and Sponsor Table-tops Welcome and introduction Agenda 9:30 Registration & Coffee Networking and Sponsor Table-tops 10.00 Welcome and introduction Break 12:45 Lunch Break Flexible debug and visibility techniques to enhance all FPGA design and deployment

More information

Ultra-small, economical and cheap radar made possible thanks to chip technology

Ultra-small, economical and cheap radar made possible thanks to chip technology Edition March 2018 Radar technology, Smart Mobility Ultra-small, economical and cheap radar made possible thanks to chip technology By building radars into a car or something else, you are able to detect

More information

DESIGN TECHNOLOGY FOR THE TRILLION-DEVICE FUTURE

DESIGN TECHNOLOGY FOR THE TRILLION-DEVICE FUTURE DESIGN TECHNOLOGY FOR THE TRILLION-DEVICE FUTURE Alberto Sangiovanni-Vincentelli The Edgar L. and Harold H. Buttner Chair of EECS, University of California at Berkeley The Emerging IT Scene! The Cloud!

More information

Accelerating Collective Innovation: Investing in the Innovation Landscape

Accelerating Collective Innovation: Investing in the Innovation Landscape PCB Executive Forum Accelerating Collective Innovation: Investing in the Innovation Landscape How a Major Player Uses Internal Venture Program to Accelerate Small Players with Big Ideas Dr. Joan K. Vrtis

More information

SpringerBriefs in Applied Sciences and Technology

SpringerBriefs in Applied Sciences and Technology SpringerBriefs in Applied Sciences and Technology SpringerBriefs present concise summaries of cutting-edge research and practical applications across a wide spectrum of fields. Featuring compact volumes

More information

In 1951 William Shockley developed the world first junction transistor. One year later Geoffrey W. A. Dummer published the concept of the integrated

In 1951 William Shockley developed the world first junction transistor. One year later Geoffrey W. A. Dummer published the concept of the integrated Objectives History and road map of integrated circuits Application specific integrated circuits Design flow and tasks Electric design automation tools ASIC project MSDAP In 1951 William Shockley developed

More information

The Role of Systems Methodology in Social Science Research. Dedicated to my father, Ruggiero, and to the memory of my mother, Mary.

The Role of Systems Methodology in Social Science Research. Dedicated to my father, Ruggiero, and to the memory of my mother, Mary. The Role of Systems Methodology in Social Science Research Dedicated to my father, Ruggiero, and to the memory of my mother, Mary. Frontiers in Systems Research: Implications for the social sciences Vol.

More information

Welcome to this IBM podcast, Six Ways To. Accelerate Android Mobile Application Development. I'm. Android based smartphones, pads and other mobile and

Welcome to this IBM podcast, Six Ways To. Accelerate Android Mobile Application Development. I'm. Android based smartphones, pads and other mobile and IBM Podcast [ MUSIC ] Welcome to this IBM podcast, Six Ways To Accelerate Android Mobile Application Development. I'm Angelique Matheny with IBM. Android based smartphones, pads and other mobile and interconnected

More information

Pragmatic Strategies for Adopting Model-Based Design for Embedded Applications. The MathWorks, Inc.

Pragmatic Strategies for Adopting Model-Based Design for Embedded Applications. The MathWorks, Inc. Pragmatic Strategies for Adopting Model-Based Design for Embedded Applications Larry E. Kendrick, PhD The MathWorks, Inc. Senior Principle Technical Consultant Introduction What s MBD? Why do it? Make

More information

Introduction. Reading: Chapter 1. Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi.

Introduction. Reading: Chapter 1. Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi. Introduction Reading: Chapter 1 Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Why study logic design? Obvious reasons

More information

ADVANCED POWER ELECTRONICS CONVERTERS

ADVANCED POWER ELECTRONICS CONVERTERS ADVANCED POWER ELECTRONICS CONVERTERS IEEE Press 445 Hoes Lane Piscataway, NJ 08854 IEEE Press Editorial Board Tariq Samad, Editor in Chief George W. Arnold Mary Lanzerotti Linda Shafer Dmitry Goldgof

More information

PHYSICS OF SEMICONDUCTOR DEVICES

PHYSICS OF SEMICONDUCTOR DEVICES PHYSICS OF SEMICONDUCTOR DEVICES PHYSICS OF SEMICONDUCTOR DEVICES by J. P. Colinge Department of Electrical and Computer Engineering University of California, Davis C. A. Colinge Department of Electrical

More information

Computer Aided Design of Electronics

Computer Aided Design of Electronics Computer Aided Design of Electronics [Datorstödd Elektronikkonstruktion] Zebo Peng, Petru Eles, and Nima Aghaee Embedded Systems Laboratory IDA, Linköping University www.ida.liu.se/~tdts01 Electronic Systems

More information

A Practical Guide to Frozen Section Technique

A Practical Guide to Frozen Section Technique A Practical Guide to Frozen Section Technique Editor A Practical Guide to Frozen Section Technique Editor University of Medicine and Dentistry of New Jersey New Jersey Medical School Newark, NJ USA petepath@yahoo.com

More information

IBM MICROELECTRONICS INNOVATES WITH A DITA-BASED INFORMATION STRATEGY TO ACHIEVE FIVE TIMES ROI

IBM MICROELECTRONICS INNOVATES WITH A DITA-BASED INFORMATION STRATEGY TO ACHIEVE FIVE TIMES ROI IBM MICROELECTRONICS INNOVATES WITH A DITA-BASED INFORMATION STRATEGY TO ACHIEVE FIVE TIMES ROI A DYNAMIC PUBLISHING SOLUTION BUILT ON QUARK XML AUTHOR AND IBM FILENET CONTENT MANAGER IMPROVES COLLABORATION

More information

RF and Microwave Microelectronics Packaging II

RF and Microwave Microelectronics Packaging II RF and Microwave Microelectronics Packaging II Ken Kuang Rick Sturdivant Editors RF and Microwave Microelectronics Packaging II Editors Ken Kuang Torrey Hills Technologies, LLC San Diego, CA, USA Rick

More information

RESPONSIBILITY OF THE SEMICONDUCTOR DESIGN INFRASTRUCTURE

RESPONSIBILITY OF THE SEMICONDUCTOR DESIGN INFRASTRUCTURE RESPONSIBILITY OF THE SEMICONDUCTOR DESIGN INFRASTRUCTURE C O N S U L T I N G I N E L E C T R O N I C D E S I G N Lucio Lanza gave a keynote at IC CAD 2010 that caught a lot of people s attention. In that

More information

Practical Information

Practical Information EE241 - Spring 2010 Advanced Digital Integrated Circuits TuTh 3:30-5pm 293 Cory Practical Information Instructor: Borivoje Nikolić 550B Cory Hall, 3-9297, bora@eecs Office hours: M 10:30am-12pm Reader:

More information

TOWARDS AN UNIFIED APPROACH FOR MODELING AND ANALYSIS OF REAL-TIME EMBEDDED SYSTEMS USING MARTE/UML

TOWARDS AN UNIFIED APPROACH FOR MODELING AND ANALYSIS OF REAL-TIME EMBEDDED SYSTEMS USING MARTE/UML International Journal of Computer Science and Applications, Technomathematics Research Foundation Vol. 12, No. 1, pp. 117 126, 2015 TOWARDS AN UNIFIED APPROACH FOR MODELING AND ANALYSIS OF REAL-TIME EMBEDDED

More information

Research Statement. Sorin Cotofana

Research Statement. Sorin Cotofana Research Statement Sorin Cotofana Over the years I ve been involved in computer engineering topics varying from computer aided design to computer architecture, logic design, and implementation. In the

More information

Application of Evolutionary Algorithms for Multi-objective Optimization in VLSI and Embedded Systems

Application of Evolutionary Algorithms for Multi-objective Optimization in VLSI and Embedded Systems Application of Evolutionary Algorithms for Multi-objective Optimization in VLSI and Embedded Systems M.C. Bhuvaneswari Editor Application of Evolutionary Algorithms for Multi-objective Optimization in

More information

Domino CMOS Implementation of Power Optimized and High Performance CLA adder

Domino CMOS Implementation of Power Optimized and High Performance CLA adder Domino CMOS Implementation of Power Optimized and High Performance CLA adder Kistipati Karthik Reddy 1, Jeeru Dinesh Reddy 2 1 PG Student, BMS College of Engineering, Bull temple Road, Bengaluru, India

More information

MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016

MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016 MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016 A*STAR S IME KICKS OFF CONSORTIA TO DEVELOP ADVANCED PACKAGING SOLUTIONS FOR NEXT-GENERATION INTERNET OF THINGS APPLICATIONS AND HIGH-PERFORMANCE WIRELESS

More information

LOW POWER DESIGN METHODOLOGIES

LOW POWER DESIGN METHODOLOGIES LOW POWER DESIGN METHODOLOGIES LOW POWER DESIGN METHODOLOGIES edited by Jan M. Rabaey University Califomia and Massoud Pedram University of Southem Califomia SPRINGER SCIENCE+BUSINESS MEDIA, LLC ISBN 978-1-46

More information

THE VENTURE CAPITAL INVESTMENT PROCESS

THE VENTURE CAPITAL INVESTMENT PROCESS THE VENTURE CAPITAL INVESTMENT PROCESS The Venture Capital Investment Process Darek Klonowski THE VENTURE CAPITAL INVESTMENT PROCESS Copyright Darek Klonowski, 2010. Softcover reprint of the hardcover

More information

RF/MICROWAVE HYBRIDS Basics, Materials and Processes

RF/MICROWAVE HYBRIDS Basics, Materials and Processes RF/MICROWAVE HYBRIDS Basics, Materials and Processes RF/MICROWAVE HYBRIDS Basics, Materials and Processes by Richard Brown Richard Brown Associates, Inc. Shelton, CT KLUWER ACADEMIC PUBLISHERS NEW YORK,

More information

ANALOG CMOS FILTERS FOR VERY HIGH FREQUENCIES

ANALOG CMOS FILTERS FOR VERY HIGH FREQUENCIES ANALOG CMOS FILTERS FOR VERY HIGH FREQUENCIES THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE ANALOG CIRCUITS AND SIGNAL PROCESSING Consulting Editor Mohammed Ismail Ohio State University

More information

MOSFET MODELING & BSIM3 USER S GUIDE

MOSFET MODELING & BSIM3 USER S GUIDE MOSFET MODELING & BSIM3 USER S GUIDE MOSFET MODELING & BSIM3 USER S GUIDE by Yuhua Cheng Conexant Systems, Inc. and Chenming Hu University of California, Berkeley KLUWER ACADEMIC PUBLISHERS NEW YORK, BOSTON,

More information

Palgrave Studies in Comics and Graphic Novels. Series Editor Roger Sabin University of the Arts London London, United Kingdom

Palgrave Studies in Comics and Graphic Novels. Series Editor Roger Sabin University of the Arts London London, United Kingdom Palgrave Studies in Comics and Graphic Novels Series Editor Roger Sabin University of the Arts London London, United Kingdom This series concerns Comics Studies with a capital c and a capital s. It feels

More information

PERSONAL AND WIRELESS COMMUNICATIONS Digital Technology and Standards

PERSONAL AND WIRELESS COMMUNICATIONS Digital Technology and Standards PERSONAL AND WIRELESS COMMUNICATIONS Digital Technology and Standards THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE COMMUNICATIONS AND INFORMATION THEORY Consulting Editor Robert

More information

Dr. Kenneth E. Nidiffer Director of Strategic Plans for Government Programs

Dr. Kenneth E. Nidiffer Director of Strategic Plans for Government Programs New Concepts and Trends - How Future Trends in Systems and Software Technology Bode Well for Enabling Improved Acquisition and Performance in Defense Systems 11 th Annual Systems Engineering Conference

More information

On-chip Networks in Multi-core era

On-chip Networks in Multi-core era Friday, October 12th, 2012 On-chip Networks in Multi-core era Davide Zoni PhD Student email: zoni@elet.polimi.it webpage: home.dei.polimi.it/zoni Outline 2 Introduction Technology trends and challenges

More information

Introduction to CMC 3D Test Chip Project

Introduction to CMC 3D Test Chip Project Introduction to CMC 3D Test Chip Project Robert Mallard CMC Microsystems Apr 20, 2011 1 Overview of today s presentation Introduction to the project objectives CMC Why 3D chip stacking? The key to More

More information

LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS

LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS Charlie Jenkins, (Altera Corporation San Jose, California, USA; chjenkin@altera.com) Paul Ekas, (Altera Corporation San Jose, California, USA; pekas@altera.com)

More information

Preface Preface Jan M. Rabaey Slide 0.1

Preface Preface Jan M. Rabaey Slide 0.1 Preface Jan M. Rabaey Goals of This Book Provide an educational perspective on low-power desgn for digital integrated circuits Promote a structured design methodology for low power/energy design Traverse

More information

A Case Study of Nanoscale FPGA Programmable Switches with Low Power

A Case Study of Nanoscale FPGA Programmable Switches with Low Power A Case Study of Nanoscale FPGA Programmable Switches with Low Power V.Elamaran 1, Har Narayan Upadhyay 2 1 Assistant Professor, Department of ECE, School of EEE SASTRA University, Tamilnadu - 613401, India

More information

EE105 Fall 2015 Microelectronic Devices and Circuits. Invention of Transistors

EE105 Fall 2015 Microelectronic Devices and Circuits. Invention of Transistors EE105 Fall 2015 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1-1 Invention of Transistors - 1947 Bardeen, Shockley, and Brattain at Bell Labs Invented

More information

Towards Sustainability!

Towards Sustainability! Towards Sustainability! Prof. Martin Curley Vice President, Intel Labs Director, Intel Labs Europe, Intel Corp. Co-Director, Innovation Value Institute National University of Ireland, Maynooth Dublin Castle,

More information

Introduction to co-simulation. What is HW-SW co-simulation?

Introduction to co-simulation. What is HW-SW co-simulation? Introduction to co-simulation CPSC489-501 Hardware-Software Codesign of Embedded Systems Mahapatra-TexasA&M-Fall 00 1 What is HW-SW co-simulation? A basic definition: Manipulating simulated hardware with

More information

Formal Hardware Verification: Theory Meets Practice

Formal Hardware Verification: Theory Meets Practice Formal Hardware Verification: Theory Meets Practice Dr. Carl Seger Senior Principal Engineer Tools, Flows and Method Group Server Division Intel Corp. June 24, 2015 1 Quiz 1 Small Numbers Order the following

More information

Palgrave Studies in Comics and Graphic Novels. Series Editor Roger Sabin University of the Arts London London, United Kingdom

Palgrave Studies in Comics and Graphic Novels. Series Editor Roger Sabin University of the Arts London London, United Kingdom Palgrave Studies in Comics and Graphic Novels Series Editor Roger Sabin University of the Arts London London, United Kingdom This series concerns Comics Studies with a capital c and a capital s. It feels

More information

The New Strategic Landscape

The New Strategic Landscape The New Strategic Landscape This page intentionally left blank The New Strategic Landscape Innovative Perspectives on Strategy Julie Verity Julie Verity 2012 All remaining chapters respective authors Softcover

More information

Guidelines for the Professional Evaluation of Digital Scholarship by Historians

Guidelines for the Professional Evaluation of Digital Scholarship by Historians Guidelines for the Professional Evaluation of Digital Scholarship by Historians American Historical Association Ad Hoc Committee on Professional Evaluation of Digital Scholarship by Historians May 2015

More information

Information Technology Assessment. Board Report San Jose Evergreen Community College District December 13, 2011

Information Technology Assessment. Board Report San Jose Evergreen Community College District December 13, 2011 Information Technology Assessment Board Report San Jose Evergreen Community College District December 13, 2011 From CampusWorks Carol Thomas General Manager and CIO CampusWorks Inc Liz Murphy Chief Executive

More information

EDA Industry to Recognize Dr. Chenming Hu with the Phil Kaufman Award at DAC 2013

EDA Industry to Recognize Dr. Chenming Hu with the Phil Kaufman Award at DAC 2013 NEWS RELEASE For more information, contact: Kristin Steen Jennifer Cermak Public Relations for the IEEE Council on EDA EDA Consortium (512) 297-7126 (408) 283-2121 admin@ieee-ceda.com jennifer.cermak@edac.org

More information

Practical Information

Practical Information EE241 - Spring 2013 Advanced Digital Integrated Circuits MW 2-3:30pm 540A/B Cory Practical Information Instructor: Borivoje Nikolić 509 Cory Hall, 3-9297, bora@eecs Office hours: M 11-12, W 3:30pm-4:30pm

More information

acoustic imaging cameras, microscopes, phased arrays, and holographic systems

acoustic imaging cameras, microscopes, phased arrays, and holographic systems acoustic imaging cameras, microscopes, phased arrays, and holographic systems acoustic imaging cameras, microscopes, phased arrays, and holographic systems Edited by Glen Wade University of California

More information

ECE 396 Senior Design I

ECE 396 Senior Design I ECE 396 Senior Design I Spring 2012 Semester Lecture 1 Introduction to Senior Design Instructor: Dr. Vahe Caliskan vahe@uic.edu http://www.uic.edu/~vahe This course teaches: Engineering design Project

More information

Handbook of Quantitative Science and Technology Research

Handbook of Quantitative Science and Technology Research Handbook of Quantitative Science and Technology Research Handbook of Quantitative Science and Technology Research The Use of Publication and Patent Statistics in Studies of S&T Systems edited by Henk F.

More information

PERSPECTIVES OF OIL AND GAS: THE ROAD TO INTERDEPENDENCE

PERSPECTIVES OF OIL AND GAS: THE ROAD TO INTERDEPENDENCE PERSPECTIVES OF OIL AND GAS: THE ROAD TO INTERDEPENDENCE Perspectives of Oil and Gas: The Road to Interdependence by Marcello Colitti with Claudio Simeoni Fondazione Eni Enrico Mattei, Milan, Italy...

More information

Design and Analysis of Novel Compact Inductor Resonator Filter

Design and Analysis of Novel Compact Inductor Resonator Filter Design and Analysis of Novel Compact Inductor Resonator Filter Gye-An Lee 1, Mohamed Megahed 2, and Franco De Flaviis 1. 1 Department of Electrical and Computer Engineering University of California, Irvine

More information

CMOS LOGIC CIRCUIT DESIGN

CMOS LOGIC CIRCUIT DESIGN CMOS LOGIC CIRCUIT DESIGN CMOS LOGIC CIRCUIT DESIGN John P. Uyemura Georgia Institute of Technology KLUWER ACADEMIC PUBLISHERS NEW YORK, BOSTON, DORDRECHT, LONDON, MOSCOW ebook ISBN: 0-306-47529-4 Print

More information

Tradeoffs and Optimization in Analog CMOS Design

Tradeoffs and Optimization in Analog CMOS Design Tradeoffs and Optimization in Analog CMOS Design David M. Binkley University of North Carolina at Charlotte, USA A John Wiley & Sons, Ltd., Publication Contents Foreword Preface Acknowledgmerits List of

More information

The Economics of Information, Communication, and Entertainment

The Economics of Information, Communication, and Entertainment The Economics of Information, Communication, and Entertainment The Impacts of Digital Technology in the 21st Century Series Editor Darcy Gerbarg President, DVI, Ltd. Senior Fellow Columbia Institute for

More information

Macmillan Computer Science Series Consulting Editor Professor F. H. Sumner, University of Manchester

Macmillan Computer Science Series Consulting Editor Professor F. H. Sumner, University of Manchester Macmillan Computer Science Series Consulting Editor Professor F. H. Sumner, University of Manchester S. T. Allworth and R. N. Zobel, Introduction to Real-time Software Design, second edition Ian 0. Angell,

More information

Creating Innovation Driven by Social Needs Anchored in the Future

Creating Innovation Driven by Social Needs Anchored in the Future Special Feature 1: CTO Interview Creating Innovation Driven by Social Needs Anchored in the Future Kiichiro Miyata Director, Senior Managing Executive Officer, CTO Over the years, OMRON has introduced

More information

Implementation and Performance Analysis of a Vedic Multiplier Using Tanner EDA Tool

Implementation and Performance Analysis of a Vedic Multiplier Using Tanner EDA Tool IJSRD - International Journal for Scientific Research & Development Vol. 1, Issue 5, 2013 ISSN (online): 2321-0613 Implementation and Performance Analysis of a Vedic Multiplier Using Tanner EDA Tool Dheeraj

More information

Parallel Computing in the Multicore Era

Parallel Computing in the Multicore Era Parallel Computing in the Multicore Era Mikel Lujan & Graham Riley 21 st September 2016 Combining the strengths of UMIST and The Victoria University of Manchester MSc in Advanced Computer Science Theme

More information

The University of Wisconsin-Platteville

The University of Wisconsin-Platteville Embedded Motor Drive Development Platform for Undergraduate Education By: Nicholas, Advisor Dr. Xiaomin Kou This research and development lead to the creation of an Embedded Motor Drive Prototyping station

More information

Aim. Unit abstract. Learning outcomes. QCF level: 6 Credit value: 15

Aim. Unit abstract. Learning outcomes. QCF level: 6 Credit value: 15 Unit T3: Microelectronics Unit code: A/503/7339 QCF level: 6 Credit value: 15 Aim The aim of this unit is to give learners an understanding of the manufacturing processes for and the purposes and limitations

More information

Annotated Bibliography: Artificial Intelligence (AI) in Organizing Information By Sara Shupe, Emporia State University, LI 804

Annotated Bibliography: Artificial Intelligence (AI) in Organizing Information By Sara Shupe, Emporia State University, LI 804 Annotated Bibliography: Artificial Intelligence (AI) in Organizing Information By Sara Shupe, Emporia State University, LI 804 Introducing Artificial Intelligence Boden, M.A. (Ed.). (1996). Artificial

More information

Course Outcome of M.Tech (VLSI Design)

Course Outcome of M.Tech (VLSI Design) Course Outcome of M.Tech (VLSI Design) PVL108: Device Physics and Technology The students are able to: 1. Understand the basic physics of semiconductor devices and the basics theory of PN junction. 2.

More information

Parallel Computing in the Multicore Era

Parallel Computing in the Multicore Era Parallel Computing in the Multicore Era Prof. John Gurd 18 th September 2014 Combining the strengths of UMIST and The Victoria University of Manchester MSc in Advanced Computer Science Theme on Routine

More information