RF Harmonic Oscillators Integrated in Silicon Technologies
|
|
- Roderick Mathews
- 6 years ago
- Views:
Transcription
1 RF Harmonic Oscillators Integrated in Silicon Technologies Pietro Andreani Dept. of Electrical and Information Technology (EIT) Lund University, Sweden SSCS Distinguished Lecture Toronto, Ontario, Canada Friday, June 9 th, 2017
2 Overview o Popular harmonic oscillators Phase noise Architectures for low 1/f 3 phase noise o Design techniques for very wide frequency tuning range RF CMOS VCOs 2 of 59
3 LC resonator We begin with an inductor-capacitor resonator R L R C L C L C L C R w = 0 1 LC w» 0 1 LC Z ( w ) 0 = R 3 of 59
4 Building a harmonic oscillator Tank losses are compensated by an active negative resistance in parallel to the tank L C R R active Ractive R < R Q = w0rc = w L 0 4 of 59
5 Colpitts oscillator Classical embodiment of active negative resistance with only one active device V DD V out L R V DD V out V B C 1 I tank t I B C 2 I tank 5 of 59
6 Cross-coupled differential-pair oscillator Extremely popular oscillator family V DD I B I B Operation in class-b V + V - t V - V DD N1 N2 V + I B A diff 2 = IR B p t 6 of 59
7 Class-B with double switch pair V DD I B -I B t V + V - V + V - V DD I B A diff 4 = IR B p Compared to single-switch-pair: double amplitude, but also double V DD (no swing above V DD ) t 7 of 59
8 Real oscillations o Phase uncertainty grows with time Caused by various noise sources jitter o Jitter increases without bound in a free-running oscillator o In the frequency domain, the oscillator displays phase noise dbc Phase noise, in dbc/hz f 0 f 8 of 59
9 Why bother? Phase noise in transceiver is important for at least three reasons: q In a receiver, it can downconvert large nearby signals on top of the desired signal q In a transmitter, it can increase the noise floor in the receive band q In both, it can directly corrupt the phase information in the signal Not seldom, the phase noise of the VCO is the bottleneck for the whole radio performance 9 of 59
10 Phase noise LTI approach L C R R act 2 ( 1- LC) 1 w Y( w) = G+ jwc+ - Gact = Ł jwlł jwl Z ( w w) ( +D ) ( w w) j w w L w L +D»»-j ( 1- Dw 0 +D LC) 2 w w0l w0l 1 w0 Z( w0 +D w) = = R = R Dw Dw 2 R 2 2QDw w w of 59
11 Phase noise from tank losses i 2 n L C v i n n 0 Z ( 0 ) 4kBTG R w w = w +D w = = 4kBTR Df Df Ł 2QDwł Ł2Q Dwł q Both amplitude and phase noise, but amplitude noise is rejected q Thus, phase noise is defined as half the above expression, normalized to the output signal power (in db below the carrier per Hertz, dbc/hz): L 2 v 2 2k 1 n BTR D = 10log10 = 10log Apk 2 Ł Apk 2 Ł2Q Ł ł ( w) w0 Dwł 2 ł 11 of 59
12 Leeson s equation L L ( Dw) ( w) 10log 2k TR Ø 1 B 0 D = 10 F Œ 2 1+ œ Apk 2 2Q Dw Ł w 2 ø Œº Ł ł œßł 1+ Ł Up-converted 1/f noise (30dB/dec, 1/f 3 region) Dw 1 f Dw 3 ł Thermal noise (20 db/dec, 1/f 2 region) Ideal L( Dw ) Noise floor Dw 1 f 3 w0 2Q log ( Dw ) 12 of 59
13 Hajimiri and Lee s theory of phase noise d ( t t) - C L V ( t) No phase noise out Conversion of noise into phase noise is timedependent LTV phase noise analysis needed! Maximum phase noise V out DV V out DV d ( t -t) d ( t -t) Hajimiri and Lee, JSSC Feb of 59
14 Impulse sensitivity function (ISF, G) q Current noise source i ( f ) is weighed by associated G i ( f ) n n effective current noise i ( f) = i ( f) G ( f) n eff n i, n ( f = w t 0 ) q ISF is dimensionless, frequency- and amplitude independent, with period 2p: c G = + n ( f) c cos( nf f ) n= 1 n 14 of 59
15 Phase noise expression ( ) If i is a (cyclo)stationary white current noise source, n f its contribution to 1/f 2 phase noise is L ( w) D = 10log Ł 2 i 2 n, eff, rms 2 2 ( CA ) ( Dw) pk ł ( ) i f n + ( + f( )) Apk cos wt t - 15 of 59
16 Example of ISF LC oscillators V out = A pk cos( f) ( ) i f n + V - out f G i n =-sin ( f ) f Hajimiri and Lee, JSSC Feb. 98; Andreani and Wang, JSSC Nov of 59
17 A particularly simple case Parallel RLC resonator again phase noise from tank losses: L i i n, eff, rms n i, rms D = 10log = 10log Ł 2( CApk ) ( Dw) ł Ł 2( CApk ) ( Dw) ł ( w) G n i 2 n L C = 10log Ł = 10log Ł 2 4k TG 12 B ( CApk ) ( Dw) 2kBTR 1 2 Apk 2Ł2Q 2 2 ł w0 Dwł 2 ł Leeson with F=1 recovered without any ad hoc assumptions! 17 of 59
18 Phase noise from MOS pair ( f) = 4 g ( f) i ( f) = i ( f) G ( f) i k T g 2 N1 B n mn, 1 N1, eff N1 N1 ( f) G» N1 1 I N2 I N1 V + V - N1 N2 I B -F F Two commutations in one oscillation period 18 of 59
19 L Total phase noise Ø kt ( ) ( ) ø B D = 10log Œ 1+ g n œ Œº RAtankC Dw œß ( w) Tank F MOS pair = + 1 g n q Transistors appear only through channel noise factor g n q Transistor phase noise always proportional to tank noise (60% from tank, 40% from MOS pair, if g n = 2/3) q This is because: 1) transistor noise is proportional to commutation time, 2) which is inversely proportional to the oscillation amplitude, 3) which is proportional to the tank parallel resistance q A simple-minded LTI analysis would yield very wrong predictions (i.e., MOS phase noise increases with MOS g m ) 19 of 59
20 MOS phase noise invariance ( f) = 4 g ( f) i k T g 2 N1 B n mn, 1 F = n 1 2IB A b tank n 2 bn Two effects balance each other: 1) Larger MOS produces more noise during current commutation, and 2) Larger MOS allows a faster commutation 1 bn Result: the two areas are identical -F -F n n,2 b F n,2 b F n Andreani et al., JSSC May of 59
21 Alternative phase noise analysis Resonator V Y + - I G M Transconductor Matrix-based Fourier-series LTV approach, starting from r I ur = YV and uur di = G M uuur dv All quantities are functions of w 0, 2w 0,, nw 0 Pepe and Andreani, TCAS-I, Feb of 59
22 Results of new phase noise analysis o Rigorous analysis under very broad hypotheses G M pure transconductance; Y linear; G M noise proportional to G M via g o Phase noise from G M always in proportion of g:1 to phase noise from Y, independently of resonator and transconductor nature o Phase noise expressions as functions of V and Y o Closed-form, explicit phase noise expressions if Q is high General case of Y resonating at multiples of w 0 22 of 59
23 Double-switch pair vs. single-switch pair Double-switch (DS) pair oscillator Single-switch (SS) pair oscillator A DS 4 = IR B p A SS 2 = IR B p V + V - V + V - I B What phase noise difference should we expect? I B 23 of 59
24 DS pair vs. SS pair phase noise L L DS SS ( w) 2 2kBTR 1 w0 10log 1 2 ADS Q Dw gn + g p D = + Ł 2Ł2 ł Ł 2 łł 2k TR 1 2 Ł ASS 2 Ł2Q B 0 ( D w) = 10log ( 1+ g ) w Dwł o 60% from tank, 40% from transistors If g n = g p = 2/3 2 n ł o If I B,DS = I B,SS and g n = g p A = 2 A fi L = L -6dB DS SS DS SS (!) Andreani and Fard, JSSC Dec of 59
25 DS vs. SS MOS noise Area (SS) = 2 Area (DS) SS 4 DS transistors make as much noise as 2 SS transistors! DS -F n, SS -F n, DS F n, DS F n, SS 25 of 59
26 Figure of merit (FoM) Phase noise normalized to power consumption, oscillation frequency, and frequency offset 2 ( D ) ( Dw) DC[ mw ] 2 w0 w -3 2Q h FoM = = 10 L P k T F High tank Q crucial for high FoM B power efficiency noise factor Andreani et al., JSSC Dec. 2006; Garampazzi et al., JSSC Jul. 2015; Murphy et al., ISSCC of 59
27 SS vs DS PN and FoM with fixed V dd DS oscillation limit SS oscillation limit Phase Noise FoM DS max FoM DS SS SS max FoM I B 4I B Liscidini et al., ISSCC 2012, JSSC Mar of 59
28 Current bias resistive source Resistor V + V - N 1 N 2 I B Very simple bias circuitry No 1/f noise generation Low-Z source Significant upconversion of 1/f noise from N 1 -N 2 Abidi and Ismail, ISSCC of 59
29 Current bias MOS source Tail current source V + N 1 N 2 V - V B High-Z source Less upconversion of 1/f noise from N 1 -N 2 Own 1/f noise generation I B 29 of 59
30 Impact of parasitic tail capacitance C tail,par o C tail,par + cross-coupled MOS entering linear region MOS contribution to phase noise increases, even by a large amount o C tail,par good for filtering HF noise from bias o But, increase of 1/f noise upconversion 30 of 59
31 Overview o Popular harmonic oscillators With some results about phase noise Architectures for low 1/f 3 phase noise o Design techniques for very wide frequency tuning range RF CMOS VCOs 31 of 59
32 Possible solution noise filter L tail C tail,par C BIG o Noise filter: C tail,par resonates with L tail at 2w 0 MOS switches see high-z at 2w 0 o C BIG filters tail noise and acgrounds L tail o C BIG includes C DB of MOS tail long and large MOS, low 1/f noise o Drawbacks: narrow-band, C tail,par must be known with some precision, extra L tail Hegazi, Sjöland, Abidi, JSSC Dec of 59
33 Dramatic performance improvement o 0.35μm CMOS o 1.2GHz, 3.5mA, 2.5V o L tail = 10nH, C BIG = 40pF o FoM = 196dBc/Hz o TR? 33 of 59
34 More on tail filter C BIG o Many variations on the same basic theme o Extremely popular! L tail C tail,par Hegazi, Sjöland, Abidi, JSSC Dec of 59
35 A recent variation 7mW o Tail/top resonance with Xrfm o Very low PN and great FoM (up to 195.6dBc/Hz) o kHz 1/f 3 corner Garampazzi et al., JSSC July /2 35 of 59
36 Alternative to tail resonance o Design tank for differential resonance at w 0 and common-mode resonance at 2w 0 2w w 0 Also here, the resonance must track the 0 resonance two capacitor banks Babaie et al., RFIC 2013, JSSC Mar. 2015; Shahmohammadi et al., ISSCC 2015; Murphy et al., ISSCC of 59
37 Class-F 2 (or, here, F 2,3 ) oscillator o GHz; 1V, 10-12mW o Low 1/f 3 corner (60-130kHz) o Very good FoM (~191dBc/Hz) at very low PN 1MHz) o Very low V DD pushing (12-23MHz/V) Shahmohammadi et al., ISSCC of 59
38 Implicit common-mode resonance o GHz; 0.7V, 0.5mW o Low 1/f 3 corner (200kHz) o Great FoM ( dBc/Hz) Murphy et al., ISSCC of 59
39 A totally different approach class-c I N1 I N2 I w0» I bias V + V - N 2 N 1 I B C tail o C I w0» tail turns class-b into class-c: p optimal differential Colpitts oscillator 2 Ibias o Ideally, 3.9dB lower phase noise for the same bias current o Also here, C tail filters off highfrequency noise from tail, and includes tail C DB long and large MOS, low 1/f noise Mazzanti and Andreani, JSSC Dec of 59
40 Original prototype o 4.90GHz < f c < 5.65GHz o 1V, 1.4mW o 193.5dBc/Hz<FoM<196dBc/Hz f osc = 5.52GHz f osc = 4.90GHz 40 of 59
41 Design issues in class-c CMOS VCO V + V - V B C tail o Diff-pair must not enter the linear region (otherwise, large PN penalty) shift of MOS DC gate voltage V B (which may be generated with feedback loop) o RC bias should not load tank (transformer feedback possible) o Nevertheless, higher maximum oscillation amplitude in the ideal class-b CMOS oscillator o Class-C very attractive for BJT VCOs Mazzanti and Andreani, JSSC Dec. 2008; Fanori and Andreani, JSSC July of 59
42 Class-C VCO in SiGe BJT process o GHz; 3.3V, 5.5mA o PN = 1MHz o FoM =189dBc/Hz o Lower PN (~2dB) possible with Colpitts, but degraded FoM Padovan et al., TCAS-I Feb of 59
43 Colpitts VCO in SiGe BiCMOS process o GHz; 4.0V, 17.5mA o PN = 1MHz (best) o FoM =188dBc/Hz Boscolo et al., to be presented at ESSCIRC of 59
44 Overview o Popular harmonic oscillators With some results about phase noise Architectures for low 1/f 3 phase noise o Design techniques for very wide frequency tuning range RF CMOS VCOs 44 of 59
45 VCOs in modern radios I o Carrier aggregation requires several harmonic VCOs Active at the same time Should not pull one another o Band proliferation favors VCOs with a very wide tuning range (TR) Wider than 1 octave is particularly attractive 45 of 59
46 VCOs in modern radios II o VCO with 8-shaped tank inductor Much less sensitive to external magnetic fields Generates itself a vanishing magnetic field Slightly lower Q acceptable Often used M. Nilsson et al., ISSCC of 59
47 Very-Wide-TR VCOs I o Two or more VCOs with overlapping TRs Saves power, costs area Very popular choice in real-life products Hadjichristos et al., ISSCC of 59
48 Very-Wide-TR VCOs II o Large switchable C in parallel to small L floating switches power wasted at low frequencies, compared to reasonable phase-noise specs power cannot be decreased without killing the oscillation Sjöland, TCAS-II May of 59
49 Very-Wide-TR VCOs III o Switchable L Ultra-wide TR possible Difficult to obtain low PN at high FoM Additional issue: switchable 8-shaped inductor Sadhu et al., CICC of 59
50 Very-Wide-TR VCOs IV o Transformer-based VCOs Two resonances with overlapping TRs TR > 1 octave Difficult to design an 8-shaped transformer Bevilacqua et al., TCAS-II Apr. 2007; Li et al., JSSC June of 59
51 Very-Wide-TR VCOs V o Mode-switching VCO 4 inductors, two oscillation modes Rejects external magnetic fields TR > 1 octave Excellent PM and FoM Large area Taghivand et al., ISSCC of 59
52 Very-Wide-TR VCOs VI o Double-core VCO Two concentric 8-shaped coils do not interfere (much) with each other TR > 1 octave; saves inductor area, sub-optimal Q Fanori et al., ISSCC of 59
53 Very-Wide-TR VCOs VII o Reconfigurable active core Standard LC tank design (i.e., with very large capacitance) Negative resistance: either single-switch (nmos) pair SS mode or, double (complementary nmos-pmos) switch pair DS mode DS mode avoids power waste at lower frequencies Liscidini et al., ISSCC 2012, JSSC Mar of 59
54 SS pair vs. DS pair, again DS oscillation limit SS oscillation limit DS SS DS max FoM SS max FoM I B 4I B 54 of 59
55 Very-Wide-TR reconfigurable VCO Phase noise DS-mode, I DC = 4 ma Phase noise SS-mode, I DC = 8 ma DS SS SS SS DS SS o STM 28nm UTBB FD-SOI CMOS o GHz o -154<PN o 186 < FoM (dbc/hz) < 189 o 300kHz < 1/f 3 corner < 3MHz Fanori et al., RFIC of 59
56 Conclusions o Rigorous phase noise results For transconductor-based oscillators o Class-B VCOs simple, robust, ubiquitous Tail filter improves phase noise, even largely Recent proposals: common-mode tank resonance at 2w 0 o Class-C VCOs better efficiency than standard class-b, but more complicated Class-C must be enforced for all working conditions Excellent for BJT VCOs o Several techniques for very wide frequency tuning range None is a clear winner 56 of 59
57 References I 1. A. Hajimiri and T. H. Lee, A general theory of phase noise in electrical oscillators, IEEE J. Solid-State Circuits, vol. 33, no. 2, pp , Feb F. Pepe and P. Andreani, A General Theory of Phase Noise in Transconductor-Based Harmonic Oscillators, IEEE Trans. Circuits Syst. I, vol. 64, no. 2, pp , Feb P. Andreani et al., A study of phase noise in Colpitts and LC-tank CMOS oscillators, IEEE J. Solid-State Circuits, vol. 40, no. 5, pp , May P. Andreani and A. Fard, More on the 1/f 2 phase noise performance of CMOS differentialpair LC-tank oscillators, IEEE J. Solid-State Circuits, vol. 41, no. 12, pp , Dec M. Garampazzi et al., Analysis and Design of a dbc/hz Peak FoM P-N Class-B Oscillator With Transformer-Based Tail Filtering, IEEE J. Solid-State Circuits, vol.50,no. 7, pp , Jul D. Murphy et al., A VCO with Implicit Common-Mode Resonance, in Proc. of the IEEE ISSCC 2015, pp , A. Liscidini et al., A 36mW/9mW Power-Scalable DCO in 55nm CMOS for GSM/WCDMA Frequency Synthesizers, in Proc. of the IEEE ISSCC 2012, pp , A. Liscidini et al., A 36mW/9mW Power-Scalable DCO in 55nm CMOS for GSM/WCDMA Frequency Synthesizers, IEEE J. Solid-State Circuits, vol. 49, no. 3, pp , Mar A. Ismail and A. Abidi, CMOS differential LC oscillator with suppressed up-converted flicker noise, in Proc. of the IEEE ISSCC 2003, pp , E. Hegazi et al., A filtering technique to lower LC oscillator phase noise, IEEE J. Solid- State Circuits, vol. 36, no. 12, pp , Dec of 59
58 References II 11. M. Babaie et al., Ultra-low phase noise GHz clip-and-restore oscillator with 191 dbc/hz FoM, in Proc. of the IEEE RFIC 2013, pp , M. Babaie and R. B. Staszewski, An Ultra-Low Phase Noise Class-F 2 CMOS Oscillator With 191 dbc/hz FoM and Long-Term Reliability, IEEE J. Solid-State Circuits, vol.50,no.3,pp , Mar M. Shahmohammadi et al., A 1/f Noise Upconversion Reduction Technique Applied to Class-D and Class-F Oscillators, in Proc. of the IEEE ISSCC 2015, pp , D. Murphy et al., A Complementary VCO for IoE that Achieves a 195dBc/Hz FOM and Flicker Noise Corner of 200kHz, in Proc. of the IEEE ISSCC 2016, pp , F. Pepe et al., Suppression of Flicker Noise Up-Conversion in a 65-nm CMOS VCO in the 3.0-to-3.6 GHz Band, IEEE JSSC, vol. 48, no. 10, pp , Oct A. Mazzanti and P. Andreani, Class-C harmonic CMOS VCOs, with a general result on phase noise, IEEE J. Solid-State Circuits, vol. 43, no. 12, pp , Dec L. Fanori and P. Andreani, Highly Efficient Class-C CMOS VCOs, Including a Comparison With Class-B VCOs, IEEE J. Solid-State Circuits, vol. 48, no. 7, pp , July F. Padovan et al., Design of Low-Noise E-Band SiGe Bipolar VCOs: Theory and Implementation, IEEE Trans. Circuits Syst. I, vol. 62, no. 2, pp , Feb F. Boscolo et al., A 21GHz 20.5%-Tuning Range Colpitts VCO with -119dBc/Hz Phase Noise at 1MHz Offest, to be presented at IEEE ESSCIRC L. Fanori and P. Andreani, Class-D CMOS Oscillators, IEEE J. of Solid-State Circuits, vol. 48, no. 12, pp , Dec M. Babaie and R. B. Staszewski, A Class-F CMOS Oscillator, IEEE J. Solid-State Circuits, vol. 48, no. 12, pp , Dec of 59
59 References III 22. M. Garampazzi et al., An Intuitive Analysis of Phase Noise Fundamental Limits Suitable for Benchmarking LC Oscillators, IEEE J. Solid-State Circuits, vol. 49, no. 3, pp , Mar M. Nilsson et al., A 9-band WCDMA/EDGE transceiver supporting HSPA evolution, in Proc. of the IEEE ISSCC 2011, pp , A. Hadjichristos et al., Single-chip RF CMOS UMTS/EGSM transceiver with integrated receive diversity and GPS, in Proc. of the IEEE ISSCC 2009, pp , H. Sjöland, Improved Switched Tuning of Differential CMOS VCOs, IEEE Trans. Circuits Syst. II, vol. 49, no. 5, pp , May B. Sadhu et al., A CMOS GHz Wide Tuning Range, Low Phase Noise LC VCO, in Proc. of the IEEE CICC 2009, pp , A. Bevilacqua et al., Transformer-based dual-mode voltage-controlled oscillators, IEEE Trans. Circuits Syst. II, vol. 54, no. 4, pp , Apr G. Li et al., A Low-Phase-Noise Wide-Tuning-Range Oscillator Based on Resonant Mode Switching IEEE J. Solid-State Circuits, vol. 47, no. 6, pp , June M. Taghivand et al., A 3.24-to-8.45GHz Low-Phase-Noise Mode-Switching Oscillator, in Proc. of the IEEE ISSCC 2014, pp , L. Fanori et al., A 2.4-to-5.3GHz Dual-Core CMOS VCO with Concentric 8-Shaped Coils, in Proc. of the IEEE ISSCC 2014, pp , L. Fanori et al., A 2.8-to-5.8 GHz Harmonic VCO in a 28 nm UTBB FD-SOI CMOS Process, in proc IEEE RFIC, pp , of 59
ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2
ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2 17.2 A CMOS Differential Noise-Shifting Colpitts VCO Roberto Aparicio, Ali Hajimiri California Institute of Technology, Pasadena, CA Demand for higher
More informationA 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique
Matsuzawa Lab. Matsuzawa & Okada Lab. Tokyo Institute of Technology A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique Kento Kimura, Kenichi Okada and Akira Matsuzawa (WE2C-2) Matsuzawa &
More informationLow Phase Noise Gm-Boosted Differential Gate-to-Source Feedback Colpitts CMOS VCO Jong-Phil Hong, Student Member, IEEE, and Sang-Gug Lee, Member, IEEE
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 11, NOVEMBER 2009 3079 Low Phase Noise Gm-Boosted Differential Gate-to-Source Feedback Colpitts CMOS VCO Jong-Phil Hong, Student Member, IEEE, and Sang-Gug
More informationA Low Phase Noise LC VCO for 6GHz
A Low Phase Noise LC VCO for 6GHz Mostafa Yargholi 1, Abbas Nasri 2 Department of Electrical Engineering, University of Zanjan, Zanjan, Iran 1 yargholi@znu.ac.ir, 2 abbas.nasri@znu.ac.ir, Abstract: This
More information2008/09 Advances in the mixed signal IC design group
2008/09 Advances in the mixed signal IC design group Mattias Andersson Mixed-Signal IC Design Department for Electrical and Information Technology Lund University 1 Mixed Signal IC Design Researchers Associate
More informationA 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.6, NO.4, DECEMBER, 2006 281 A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration Tae-Geun Yu, Seong-Ik Cho, and Hang-Geun Jeong
More informationDesign of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system
Indian Journal of Engineering & Materials Sciences Vol. 17, February 2010, pp. 34-38 Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system Bhanu
More informationA 25-GHz Differential LC-VCO in 90-nm CMOS
A 25-GHz Differential LC-VCO in 90-nm CMOS Törmänen, Markus; Sjöland, Henrik Published in: Proc. 2008 IEEE Asia Pacific Conference on Circuits and Systems Published: 2008-01-01 Link to publication Citation
More informationOutline. Motivation. Design Challenges. Design of Mode-Switching VCO. Measurement Results. Conclusion 7/8/14
Mazhareddin Taghivand, Kamal Aggarwal and Ada Poon Dept. of Electrical Engineering Stanford University Outline Motivation Design Challenges Design of Mode-Switching VCO Measurement Results Conclusion 2
More informationISSCC 2004 / SESSION 21/ 21.1
ISSCC 2004 / SESSION 21/ 21.1 21.1 Circular-Geometry Oscillators R. Aparicio, A. Hajimiri California Institute of Technology, Pasadena, CA Demand for faster data rates in wireline and wireless markets
More informationSomething More We Should Know About VCOs
Something More We Should Know About VCOs Name: Yung-Chung Lo Advisor: Dr. Jose Silva-Martinez AMSC-TAMU 1 Outline Noise Analysis and Models of VCOs Injection Locking Techniques Quadrature VCOs AMSC-TAMU
More informationNEW WIRELESS applications are emerging where
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,
More informationA Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1
IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 01, 2014 ISSN (online): 2321-0613 A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power
More informationLayout Design of LC VCO with Current Mirror Using 0.18 µm Technology
Wireless Engineering and Technology, 2011, 2, 102106 doi:10.4236/wet.2011.22014 Published Online April 2011 (http://www.scirp.org/journal/wet) 99 Layout Design of LC VCO with Current Mirror Using 0.18
More informationQuadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell
1 Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell Yee-Huan Ng, Po-Chia Lai, and Jia Ruan Abstract This paper presents a GPS receiver front end design that is based on the single-stage quadrature
More information1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications
1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications Ashish Raman and R. K. Sarin Abstract The monograph analysis a low power voltage controlled ring oscillator, implement using
More informationA 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error
Downloaded from orbit.dtu.dk on: Dec 17, 2017 A 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error Andreani, Pietro Published in: Proceedings of the 28th European
More informationA 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*
WP 23.6 A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator* Christopher Lam, Behzad Razavi University of California, Los Angeles, CA New wireless local area network (WLAN) standards have recently emerged
More informationAVoltage Controlled Oscillator (VCO) was designed and
1 EECE 457 VCO Design Project Jason Khuu, Erik Wu Abstract This paper details the design and simulation of a Voltage Controlled Oscillator using a 0.13µm process. The final VCO design meets all specifications.
More informationDesign and power optimization of CMOS RF blocks operating in the moderate inversion region
Design and power optimization of CMOS RF blocks operating in the moderate inversion region Leonardo Barboni, Rafaella Fiorelli, Fernando Silveira Instituto de Ingeniería Eléctrica Facultad de Ingeniería
More informationA 24-GHz Quadrature Receiver Front-end in 90-nm CMOS
A 24GHz Quadrature Receiver Frontend in 90nm CMOS Törmänen, Markus; Sjöland, Henrik Published in: Proc. 2009 IEEE Asia Pacific Microwave Conference Published: 20090101 Link to publication Citation for
More informationAdvanced Design Techniques for Integrated Voltage Controlled LC Oscillators
IEEE 007 Custom Intergrated Circuits Conference (CICC) Advanced Design Techniques for Integrated Voltage Controlled LC Oscillators Peter Kinget, Babak Soltanian, Songtao Xu, Shih-an Yu, and Frank Zhang
More informationDEEP-SUBMICROMETER CMOS processes are attractive
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 59, NO. 7, JULY 2011 1811 Gm-Boosted Differential Drain-to-Source Feedback Colpitts CMOS VCO Jong-Phil Hong and Sang-Gug Lee, Member, IEEE Abstract
More informationA GHz 32nm CMOS VCO with 177.5dBc/Hz minimum noise FoM using inductor splitting for tuning extension
A 33.6-46.2GHz 32nm CMOS VCO with 177.5dBc/Hz minimum noise FoM using inductor splitting for tuning extension E. Mammei, E. Monaco*, A. Mazzanti, F. Svelto Università degli Studi di Pavia, Pavia, Italy
More informationLow Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis
Low Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis July 27, 1998 Rafael J. Betancourt Zamora and Thomas H. Lee Stanford Microwave Integrated Circuits Laboratory jeihgfdcbabakl Paul G. Allen
More informationA Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.4, AUGUST, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.4.506 ISSN(Online) 2233-4866 A Triple-Band Voltage-Controlled Oscillator
More informationSiNANO-NEREID Workshop:
SiNANO-NEREID Workshop: Towards a new NanoElectronics Roadmap for Europe Leuven, September 11 th, 2017 WP3/Task 3.2 Connectivity RF and mmw Design Outline Connectivity, what connectivity? High data rates
More informationSingle-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 141 Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill,
More informationDr.-Ing. Ulrich L. Rohde
Dr.-Ing. Ulrich L. Rohde Noise in Oscillators with Active Inductors Presented to the Faculty 3 : Mechanical engineering, Electrical engineering and industrial engineering, Brandenburg University of Technology
More information6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators
6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators Massachusetts Institute of Technology March 29, 2005 Copyright 2005 by Michael H. Perrott VCO Design for Narrowband
More informationEnhancement of VCO linearity and phase noise by implementing frequency locked loop
Enhancement of VCO linearity and phase noise by implementing frequency locked loop Abstract This paper investigates the on-chip implementation of a frequency locked loop (FLL) over a VCO that decreases
More informationFully Integrated Low Phase Noise LC VCO. Desired Characteristics of VCOs
Fully Integrated ow Phase Noise C VCO AGENDA Comparison with other types of VCOs. Analysis of two common C VCO topologies. Design procedure for the cross-coupled C VCO. Phase noise reduction techniques.
More informationAbove 200 GHz On-Chip CMOS Frequency Generation, Transmission and Receiving
Above 200 GHz On-Chip CMOS Frequency Generation, Transmission and Receiving Bassam Khamaisi and Eran Socher Department of Physical Electronics Faculty of Engineering Tel-Aviv University Outline Background
More informationInsights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy
RFIC2014, Tampa Bay June 1-3, 2014 Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy High data rate wireless networks MAN / LAN PAN ~7GHz of unlicensed
More informationQuiz2: Mixer and VCO Design
Quiz2: Mixer and VCO Design Fei Sun and Hao Zhong 1 Question1 - Mixer Design 1.1 Design Criteria According to the specifications described in the problem, we can get the design criteria for mixer design:
More informationCHAPTER 3 CMOS LOW NOISE AMPLIFIERS
46 CHAPTER 3 CMOS LOW NOISE AMPLIFIERS 3.1 INTRODUCTION The Low Noise Amplifier (LNA) plays an important role in the receiver design. LNA serves as the first block in the RF receiver. It is a critical
More informationDigitally Assisted Radio Evolution DARE
Digitally Assisted Radio Evolution DARE Pietro Andreani Department of Electrical and Information Technology Lund University, Sweden The DARE Concept Focus on 4G radio receiver and frequency generation
More information1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS
-3GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS Hyohyun Nam and Jung-Dong Park a Division of Electronics and Electrical Engineering, Dongguk University, Seoul E-mail
More informationLow Voltage CMOS VCOs
Competence Center for Circuit Design Low Voltage CMOS VCOs Niklas Troedsson Niklas.Troedsson@es.lth.se Department of Electroscience Lund Institute of Technology Lund University Sweden Niklas Troedsson.
More informationSuppression of Flicker Noise Up-Conversion in a 65-nm CMOS VCO in the 3.0-to-3.6 GHz Band
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 48, NO. 10, OCTOBER 2013 2375 Suppression of Flicker Noise Up-Conversion in a 65-nm CMOS VCO in the 3.0-to-3.6 GHz Band Federico Pepe, Student Member, IEEE, Andrea
More informationCommunication Systems. Department of Electronics and Electrical Engineering
COMM 704: Communication Lecture 6: Oscillators (Continued) Dr Mohamed Abd El Ghany Dr. Mohamed Abd El Ghany, Mohamed.abdel-ghany@guc.edu.eg Course Outline Introduction Multipliers Filters Oscillators Power
More informationA 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor
LETTER IEICE Electronics Express, Vol.9, No.24, 1842 1848 A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor Yangyang Niu, Wei Li a), Ning
More informationIEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 9, SEPTEMBER
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 9, SEPTEMBER 2009 2463 A 1.94 to 2.55 GHz, 3.6 to 4.77 GHz Tunable CMOS VCO Based on Double-Tuned, Double-Driven Coupled Resonators Burak Çatlı, Student
More informationLecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1
Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery
More informationWITH advancements in submicrometer CMOS technology,
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 53, NO. 3, MARCH 2005 881 A Complementary Colpitts Oscillator in CMOS Technology Choong-Yul Cha, Member, IEEE, and Sang-Gug Lee, Member, IEEE
More informationA 1.6-to-3.2/4.8 GHz Dual Modulus Injection-Locked Frequency Multiplier in
RTU1D-2 LAICS A 1.6-to-3.2/4.8 GHz Dual Modulus Injection-Locked Frequency Multiplier in 0.18µm CMOS L. Zhang, D. Karasiewicz, B. Ciftcioglu and H. Wu Laboratory for Advanced Integrated Circuits and Systems
More informationDesign technique of broadband CMOS LNA for DC 11 GHz SDR
Design technique of broadband CMOS LNA for DC 11 GHz SDR Anh Tuan Phan a) and Ronan Farrell Institute of Microelectronics and Wireless Systems, National University of Ireland Maynooth, Maynooth,Co. Kildare,
More informationAbstract. Index terms- LC tank Voltage-controlled oscillator(vco),cmos,phase noise, supply voltage
Low Power Low Phase Noise LC To Reduce Start Up Time OF RF Transmitter M.A.Nandanwar,Dr.M.A.Gaikwad,Prof.D.R.Dandekar B.D.College Of Engineering,Sewagram,Wardha(M.S.)INDIA. Abstract Voltage controlled
More information350 mv, 5 GHz Class-D Enhanced Swing Differential and Quadrature VCOs in 65 nm CMOS
350 mv, 5 GHz Class-D Enhanced Swing Differential and Quadrature VCOs in 65 nm CMOS Guha Roy, A., Dey, S., Goins, J. B., Fiez, T. S., & Mayaram, K. (2015). 350 mv, 5 GHz Class-D Enhanced Swing Differential
More informationDesign of the Low Phase Noise Voltage Controlled Oscillator with On-Chip Vs Off- Chip Passive Components.
3 rd International Bhurban Conference on Applied Sciences and Technology, Bhurban, Pakistan. June 07-12, 2004 Design of the Low Phase Noise Voltage Controlled Oscillator with On-Chip Vs Off- Chip Passive
More informationMinimum Phase noise of an LC oscillator: Determination of the optimal operating point of the active part
Minimum Phase noise of an LC oscillator: Determination of the optimal operating point of the active part David Cordeau, Jean-Marie Paillot To cite this version: David Cordeau, Jean-Marie Paillot. Minimum
More informationFA 8.1: A 115mW CMOS GPS Receiver
FA 8.1: A 115mW CMOS GPS Receiver D. Shaeffer, A. Shahani, S.S. Mohan, H. Samavati, H. Rategh M. Hershenson, M. Xu, C.P. Yue, D. Eddleman, and T.H. Lee Stanford University OVERVIEW GPS Overview Architecture
More informationA Merged CMOS LNA and Mixer for a WCDMA Receiver
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 6, JUNE 2003 1045 A Merged CMOS LNA and Mixer for a WCDMA Receiver Henrik Sjöland, Member, IEEE, Ali Karimi-Sanjaani, and Asad A. Abidi, Fellow, IEEE
More informationAn Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology
IJIRST International Journal for Innovative Research in Science & Technology Volume 2 Issue 10 March 2016 ISSN (online): 2349-6010 An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More information6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators
6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott VCO Design for Wireless
More informationDue to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible
A Forward-Body-Bias Tuned 450MHz Gm-C 3 rd -Order Low-Pass Filter in 28nm UTBB FD-SOI with >1dBVp IIP3 over a 0.7-to-1V Supply Joeri Lechevallier 1,2, Remko Struiksma 1, Hani Sherry 2, Andreia Cathelin
More informationWIDE tuning range is required in CMOS LC voltage-controlled
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 5, MAY 2008 399 A Wide-Band CMOS LC VCO With Linearized Coarse Tuning Characteristics Jongsik Kim, Jaewook Shin, Seungsoo Kim,
More informationDesign of Low-Phase-Noise CMOS Ring Oscillators
328 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 49, NO. 5, MAY 2002 Design of Low-Phase-Noise CMOS Ring Oscillators Liang Dai, Member, IEEE, and Ramesh Harjani,
More informationConference Guide IEEE International Symposium on Circuits and Systems. Rio de Janeiro, May 15 18, 2011
2011 IEEE International Symposium on Circuits and Systems Rio de Janeiro, May 15 18, 2011 Conference Guide The Institute of Electrical and Eletronics Engineers IEEE Circuits and System s Society Federal
More informationKeywords Divide by-4, Direct injection, Injection locked frequency divider (ILFD), Low voltage, Locking range.
Volume 6, Issue 4, April 2016 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Design of CMOS
More informationEVALUATION KIT AVAILABLE 10MHz to 1050MHz Integrated RF Oscillator with Buffered Outputs. Typical Operating Circuit. 10nH 1000pF MAX2620 BIAS SUPPLY
19-1248; Rev 1; 5/98 EVALUATION KIT AVAILABLE 10MHz to 1050MHz Integrated General Description The combines a low-noise oscillator with two output buffers in a low-cost, plastic surface-mount, ultra-small
More informationAn Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs
International Journal of Research in Engineering and Innovation Vol-1, Issue-6 (2017), 60-64 International Journal of Research in Engineering and Innovation (IJREI) journal home page: http://www.ijrei.com
More informationELEN-665 Final Project Design of CMOS Ring VCO and Quadrature LC VCO for 8 phases Generation
TEXAS A&M UNIVERSITY Department of Electrical and Computer Engineering College Station, Texas 77843 ELEN-665 Final Project Design of CMOS Ring VCO and Quadrature LC VCO for 8 phases Generation Qiyuan Liu
More informationISSN: International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 2, February 2012
A Performance Comparison of Current Starved VCO and Source Coupled VCO for PLL in 0.18µm CMOS Process Rashmi K Patil, Vrushali G Nasre rashmikpatil@gmail.com, vrushnasre@gmail.com Abstract This paper describes
More informationISSCC 2001 / SESSION 23 / ANALOG TECHNIQUES / 23.2
ISSCC 2001 / SESSION 23 / ANALOG TECHNIQUES / 23.2 23.2 Dynamically Biased 1MHz Low-pass Filter with 61dB Peak SNR and 112dB Input Range Nagendra Krishnapura, Yannis Tsividis Columbia University, New York,
More informationTHE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL
THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL IN CMOS TECHNOLOGY L. Majer, M. Tomáška,V. Stopjaková, V. Nagy, and P. Malošek Department of Microelectronics, Slovak Technical University, Ilkovičova 3, Bratislava,
More informationAn Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band of Applications
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 10 April 2016 ISSN (online): 2349-784X An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band
More informationDesign Considerations for 5G mm-wave Receivers. Stefan Andersson, Lars Sundström, and Sven Mattisson
Design Considerations for 5G mm-wave Receivers Stefan Andersson, Lars Sundström, and Sven Mattisson Outline Introduction to 5G @ mm-waves mm-wave on-chip frequency generation mm-wave analog front-end design
More informationA 400 MHz 4.5 nw 63.8 dbm Sensitivity Wake-up Receiver Employing an Active Pseudo-Balun Envelope Detector
A 400 MHz 4.5 nw 63.8 dbm Sensitivity Wake-up Receiver Employing an Active Pseudo-Balun Envelope Detector Po-Han Peter Wang, Haowei Jiang, Li Gao, Pinar Sen, Young-Han Kim, Gabriel M. Rebeiz, Patrick P.
More informationHighly linear common-gate mixer employing intrinsic second and third order distortion cancellation
Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation Mahdi Parvizi a), and Abdolreza Nabavi b) Microelectronics Laboratory, Tarbiat Modares University, Tehran
More informationA COMPACT SIZE LOW POWER AND WIDE TUNING RANGE VCO USING DUAL-TUNING LC TANKS
Progress In Electromagnetics Research C, Vol. 25, 81 91, 2012 A COMPACT SIZE LOW POWER AND WIDE TUNING RANGE VCO USING DUAL-TUNING LC TANKS S. Mou *, K. Ma, K. S. Yeo, N. Mahalingam, and B. K. Thangarasu
More information95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS
95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS Ekaterina Laskin, Mehdi Khanpour, Ricardo Aroca, Keith W. Tang, Patrice Garcia 1, Sorin P. Voinigescu University
More informationCMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau
CMOS RFIC Design for Direct Conversion Receivers Zhaofeng ZHANG Supervisor: Dr. Jack Lau Outline of Presentation Background Introduction Thesis Contributions Design Issues and Solutions A Direct Conversion
More informationQuadrature Generation Techniques in CMOS Relaxation Oscillators. S. Aniruddhan Indian Institute of Technology Madras Chennai, India
Quadrature Generation Techniques in CMOS Relaxation Oscillators S. Aniruddhan Indian Institute of Technology Madras Chennai, India Outline Introduction & Motivation Quadrature Relaxation Oscillators (QRXO)
More informationTHE reference spur for a phase-locked loop (PLL) is generated
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 8, AUGUST 2007 653 Spur-Suppression Techniques for Frequency Synthesizers Che-Fu Liang, Student Member, IEEE, Hsin-Hua Chen, and
More informationSchool of Electronics, Devi Ahilya University, Indore, Madhya Pradesh, India 3. Acropolis Technical Campus, Indore, Madhya Pradesh, India
International Journal of Emerging Research in Management &Technology Research Article August 2017 Power Efficient Implementation of Low Noise CMOS LC VCO using 32nm Technology for RF Applications 1 Shitesh
More informationHot Topics and Cool Ideas in Scaled CMOS Analog Design
Engineering Insights 2006 Hot Topics and Cool Ideas in Scaled CMOS Analog Design C. Patrick Yue ECE, UCSB October 27, 2006 Slide 1 Our Research Focus High-speed analog and RF circuits Device modeling,
More informationAn All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver
An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver Farbod Behbahani John Leete Alexandre Kral Shahrzad Tadjpour Karapet Khanoyan Paul J. Chang Hooman Darabi Maryam Rofougaran
More informationA CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh
A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver Hamid Rategh Center for Integrated Systems Stanford University OUTLINE Motivation Introduction
More informationLow-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity
Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Marvin Onabajo Assistant Professor Analog and Mixed-Signal Integrated Circuits (AMSIC) Research Laboratory Dept.
More informationA GHz VCO using a new variable inductor for K band application
Vol. 34, No. 12 Journal of Semiconductors December 2013 A 20 25.5 GHz VCO using a new variable for K band application Zhu Ning( 朱宁 ), Li Wei( 李巍 ), Li Ning( 李宁 ), and Ren Junyan( 任俊彦 ) State Key Laboratory
More informationA 3-10GHz Ultra-Wideband Pulser
A 3-10GHz Ultra-Wideband Pulser Jan M. Rabaey Simone Gambini Davide Guermandi Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2006-136 http://www.eecs.berkeley.edu/pubs/techrpts/2006/eecs-2006-136.html
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationResearch and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong
Research and Development Activities in RF and Analog IC Design Howard Luong Analog Research Laboratory Department of Electrical and Electronic Engineering Hong Kong University of Science and Technology
More informationA Pulse-Based CMOS Ultra-Wideband Transmitter for WPANs
A Pulse-Based CMOS Ultra-Wideband Transmitter for WPANs Murat Demirkan* Solid-State Circuits Research Laboratory University of California, Davis *Now with Agilent Technologies, Santa Clara, CA 03/20/2008
More informationA 484µm 2, 21GHz LC-VCO Beneath a Stacked-Spiral Inductor
A 484µm, GHz LC-VCO Beneath a Stacked-Spiral Inductor Rui Murakami, Kenichi Okada, and Akira Tokyo Institute of Technology, Japan 00/09/8 Contents Background Downsizing of LC-VCO Circuit Stacking Beneath
More informationDESIGN OF LOW-VOLTAGE WIDE TUNING RANGE CMOS MULTIPASS VOLTAGE-CONTROLLED RING OSCILLATOR
DESIGN OF LOW-VOLTAGE WIDE TUNING RANGE CMOS MULTIPASS VOLTAGE-CONTROLLED RING OSCILLATOR by Jie Ren Submitted in partial fulfilment of the requirements for the degree of Master of Applied Science at Dalhousie
More informationAn X-Band low-power and low-phase-noise VCO using bondwire inductor
Adv. Radio Sci., 7, 243 247, 2009 Author(s) 2009. This work is distributed under the Creative Commons Attribution 3.0 License. Advances in Radio Science An X-Band low-power and low-phase-noise VCO using
More informationA HIGH FIGURE-OF-MERIT LOW PHASE NOISE 15-GHz CMOS VCO
82 Journal of Marine Science and Technology, Vol. 21, No. 1, pp. 82-86 (213) DOI: 1.6119/JMST-11-123-1 A HIGH FIGURE-OF-MERIT LOW PHASE NOISE 15-GHz MOS VO Yao-hian Lin, Mei-Ling Yeh, and hung-heng hang
More informationDesign of 2.4 GHz Oscillators In CMOS Technology
Design of 2.4 GHz Oscillators In CMOS Technology Mr. Pravin Bodade Department of electronics engineering Priyadarshini College of engineering Nagpur, India prbodade@gmail.com Ms. Divya Meshram Department
More informationISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 20.2 A Digitally Calibrated 5.15-5.825GHz Transceiver for 802.11a Wireless LANs in 0.18µm CMOS I. Bouras 1, S. Bouras 1, T. Georgantas
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
More information20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto
20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS Masum Hossain & Tony Chan Carusone University of Toronto masum@eecg.utoronto.ca Motivation Data Rx3 Rx2 D-FF D-FF Rx1 D-FF Clock Clock
More informationLow Power Low Phase Noise CMOS LC VCO A Review
Low Power Low Phase Noise CMOS LC VCO A Review M.A.Nandanwar Research Scholar B.D.College of Engineering.Sewagram M.A.Gaikwad P.G.Department of Electronics Engineering B.D.C.O.E.Sewagram D.Dandekar P.G.Department
More informationA 15 GHz Bandwidth 20 dbm P SAT Power Amplifier with 22% PAE in 65 nm CMOS
A 15 GHz Bandwidth 20 dbm P SAT Power Amplifier with 22% PAE in 65 nm CMOS Junlei Zhao, Matteo Bassi, Andrea Mazzanti and Francesco Svelto University of Pavia, Italy Outline Wideband Power Amplifier Design
More informationDesign of Wide Tuning Range and Low Power Dissipation of VCRO in 50nm CMOS Technology
Design of Wide Tuning Range and Low Power Dissipation of VCRO in 50nm CMOS Technology Gagandeep Singh 1, Mandeep Singh Angurana 2 PG Student, Dept. Of Microelectronics, BMS College of Engineering, Sri
More informationFD-SOI FOR RF IC DESIGN. SITRI LETI Workshop Mercier Eric 08 september 2016
FD-SOI FOR RF IC DESIGN SITRI LETI Workshop Mercier Eric 08 september 2016 UTBB 28 nm FD-SOI : RF DIRECT BENEFITS (1/2) 3 back-end options available Routing possible on the AluCap level no restriction
More informationLow Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation
Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation Maryam Borhani, Farhad Razaghian Abstract A design for a rail-to-rail input and output operational amplifier is introduced.
More informationA 5 GHz CMOS Low Power Down-conversion Mixer for Wireless LAN Applications
Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTES, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November 1-, 2006 26 A 5 GHz COS Low Power Down-conversion ixer for Wireless LAN Applications
More information