6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators
|
|
- Derick Hart
- 6 years ago
- Views:
Transcription
1 6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott
2 VCO Design for Wireless Systems From Antenna and Bandpass Filter Z in PC board Mixer trace RF in IF out Z Package o LNA To Filter Interface Reference Frequency Frequency Synthesizer VCO LO signal Design Issues - Tuning Range need to cover all frequency channels - Noise impacts receiver blocking and sensitivity performance - Power want low power dissipation - Isolation want to minimize noise pathways into VCO - Sensitivity to process/temp variations need to make it manufacturable in high volume
3 VCO Design For High Speed Data Links From Broadband Transmitter PC board trace Z o Package Interface Z in Amp In Clock and Data Recovery Data Clk Data Out Data In Phase Detector Loop Filter Clk Out VCO Design Issues - Same as wireless, but: Required noise performance is often less stringent Tuning range is often narrower
4 Popular VCO Structures VCO Amp LC oscillator -R amp V in C L R p Ring oscillator V in -1 LC Oscillator: low phase noise, large area Ring Oscillator: easy to integrate, higher phase noise
5 Barkhausen s Criteria for Oscillation x = 0 e H(jw) y Barkhausen Criteria e(t) Closed loop transfer function Asin(w o t) Self-sustaining oscillation at frequency w o if y(t) H(jw o ) = 1 Asin(w o t) - Amounts to two conditions: Gain = 1 at frequency w o Phase = n360 degrees (n = 0,1,2, ) at frequency w o
6 Example 1: Ring Oscillator t (or Φ) A B C A A B Gain is set to 1 by saturating characteristic of inverters Phase equals 360 degrees at frequency of oscillation - Assume N stages each with phase shift Φ C A T - Alternately, N stages with delay t
7 Further Info on Ring Oscillators Due to their relatively poor phase noise performance, ring oscillators are rarely used in RF systems - They are used quite often in high speed data links, though We will focus on LC oscillators in this lecture Some useful info on CMOS ring oscillators - Maneatis et. al., Precise Delay Generation Using Coupled Oscillators, JSSC, Dec 1993 (look at pp for delay cell description) - Todd Weigandt s PhD thesis
8 Example 2: Resonator-Based Oscillator Z(jw) -1 V x G m V x R p C p L p V x 0-1 -G m Z(jw) Barkhausen Criteria for oscillation at frequency w o : - Assuming G m is purely real, Z(jw o ) must also be purely real
9 A Closer Look At Resonator-Based Oscillator R p 0 G m Z(jw) Z(jw) 0 90 o 0 o Z(jw) -90 o For parallel resonator at resonance - Looks like resistor (i.e., purely real) at resonance Phase condition is satisfied Magnitude condition achieved by setting G m R p = 1 w o 10 w o 10w o w
10 Impact of Different G m Values jw S-plane Open Loop Resonator Poles and Zero Increasing G m R p σ Locus of Closed Loop Pole Locations Root locus plot allows us to view closed loop pole locations as a function of open loop poles/zero and open loop gain (G m R p ) - As gain (G m R p ) increases, closed loop poles move into right half S-plane
11 Impact of Setting G m too low G m R p < 1 jw S-plane Closed Loop Step Response Open Loop Resonator Poles and Zero σ Locus of Closed Loop Pole Locations Closed loop poles end up in the left half S-plane - Underdamped response occurs Oscillation dies out
12 Impact of Setting G m too High Open Loop Resonator Poles and Zero jw S-plane G m R p > 1 σ Closed Loop Step Response Locus of Closed Loop Pole Locations Closed loop poles end up in the right half S-plane - Unstable response occurs Waveform blows up!
13 Setting G m To Just the Right Value jw S-plane G m R p = 1 Closed Loop Step Response Open Loop Resonator Poles and Zero σ Locus of Closed Loop Pole Locations Closed loop poles end up on jw axis - Oscillation maintained Issue G m R p needs to exactly equal 1 - How do we achieve this in practice?
14 Amplitude Feedback Loop Oscillator Output Adjustment of G m Peak Detector Desired Peak Value One thought is to detect oscillator amplitude, and then adjust G m so that it equals a desired value - By using feedback, we can precisely achieve G m R p = 1 Issues - Complex, requires power, and adds noise
15 Leveraging Amplifier Nonlinearity as Feedback V x -G m 0-1 Z(jw) I x V x (w) A 0 w o W I x (w) G m A 0 w o 2w o 3w o W Practical transconductance amplifiers have saturating characteristics - Harmonics created, but filtered out by resonator - Our interest is in the relationship between the input and the fundamental of the output
16 Leveraging Amplifier Nonlinearity as Feedback V x -G m 0-1 Z(jw) I x V x (w) A G m A I x (w) 0 w o W G m A G m A 0 w o 2w o 3w o W G m R p =1 A As input amplitude is increased - Effective gain from input to fundamental of output drops - Amplitude feedback occurs! (G m R p = 1 in steady-state)
17 One-Port View of Resonator-Based Oscillators Z active Z res Active Negative Resistance Generator Resonator Active Negative Resistance Z active Z res Resonator 1 -G m = -R p R p C p L p Convenient for intuitive analysis Here we seek to cancel out loss in tank with a negative resistance element - To achieve sustained oscillation, we must have
18 One-Port Modeling Requires Parallel RLC Network Since VCO operates over a very narrow band of frequencies, we can always do series to parallel transformations to achieve a parallel network for analysis C s L s R p C p L p R sc R sl - Warning in practice, RLC networks can have secondary (or more) resonant frequencies, which cause undesirable behavior Equivalent parallel network masks this problem in hand analysis Simulation will reveal the problem
19 Example Negative Resistance Oscillator L 1 L 2 Include loss in inductors and capacitors R L1 L 1 R L2 L 2 C 1 V s M 2 C 2 C 1 M 2 C 2 R C1 V s R C2 This type of oscillator structure is quite popular in current CMOS implementations - Advantages Simple topology Differential implementation (good for feeding differential circuits) Good phase noise performance can be achieved
20 Analysis of Negative Resistance Oscillator (Step 1) R L1 R L2 R p1 C p1 L p1 L p2 C p2 R p2 L 1 L 2 C 1 R C1 V s M 2 C 2 R C2 Narrowband parallel RLC model for tank V s M 2 Derive a parallel RLC network that includes the loss of the tank inductor and capacitor - Typically, such loss is dominated by series resistance in the inductor
21 Analysis of Negative Resistance Oscillator (Step 2) R p1 C p1 L p1 R p1 C p1 L p1 R p1 C p1 L p1 M G m1 V s Split oscillator circuit into half circuits to simplify analysis - Leverages the fact that we can approximate V s as being incremental ground (this is not quite true, but close enough) Recognize that we have a diode connected device with a negative transconductance value - Replace with negative resistor Note: G m is large signal transconductance value
22 Design of Negative Resistance Oscillator R p1 C p1 L p1 L p2 C p2 R p2 R p1 C p1 L p1 A M 2 A 1 -G m1 V s G m1 g m1 G m1 R p1 =1 Design tank components to achieve high Q - Resulting R p value is as large as possible Choose bias current ( ) for large swing (without going far into saturation) - We ll estimate swing as a function of shortly Choose transistor size to achieve adequately large g m1 - Usually twice as large as 1/R p1 to guarantee startup A
23 Calculation of Oscillator Swing R p1 C p1 L p1 L p2 C p2 R p2 A I 1 (t) I 2 (t) A V s M 2 Design tank components to achieve high Q - Resulting R p value is as large as possible Choose bias current ( ) for large swing (without going far into saturation) - We ll estimate swing as a function of in next slide Choose transistor size to achieve adequately large g m1 - Usually twice as large as 1/R p1 to guarantee startup
24 Calculation of Oscillator Swing as a Function of By symmetry, assume I 1 (t) is a square wave - We are interested in determining fundamental component (DC and harmonics filtered by tank) I 1 (t) /2 I 1 (f) /2 T W=T/2 T t 1 3π 1 π 1 T 1 W f - Fundamental component is - Resulting oscillator amplitude
25 Variations on a Theme Bottom-biased NMOS Top-biased NMOS Top-biased NMOS and PMOS L 1 L 2 M 3 M 4 C 1 M 2 C 2 L 1 L 2 L d V s C 1 M 2 C 2 C 1 M 2 C 2 Biasing can come from top or bottom Can use either NMOS, PMOS, or both for transconductor - Use of both NMOS and PMOS for coupled pair would appear to achieve better phase noise at a given power dissipation See Hajimiri et. al, Design Issues in CMOS Differential LC Oscillators, JSSC, May 1999 and Feb, 2000 (pp )
26 Colpitts Oscillator L V bias C 1 V 1 C 2 Carryover from discrete designs in which single-ended approaches were preferred for simplicity - Achieves negative resistance with only one transistor - Differential structure can also be implemented Good phase noise can be achieved, but not apparent there is an advantage of this design over negative resistance design for CMOS applications
27 Analysis of Cap Transformer used in Colpitts 1 R in = RL 2 N L C 1 V 1 Vout L C 1 C 2 1:N L C V 1 C 2 1 out RL N 2 C 2 R L R L V 1 =N C 1 C 2 C 1 C 2 = C 1 +C 2 N = C 1 C 1 +C 2 Voltage drop across R L is reduced by capacitive voltage divider - Assume that impedances of caps are less than R L at resonant frequency of tank (simplifies analysis) Ratio of V 1 to set by caps and not R L Power conservation leads to transformer relationship shown
28 Simplified Model of Colpitts L R p Include loss in tank L C 1 C 2 L R p 1/G m N 2 v out v out V bias 1/G m C 1 V 1 i d1 v 1 C 1 C 2 1/G m N 2 -G m Nv out C 2 Nv out C 1 C 2 C 1 C 2 = C 1 +C 2 N= C 1 C 1 +C 2 Purpose of cap transformer - Reduces loading on tank - Reduces swing at source node (important for bipolar version) C 1 C 2 L v out -1/G m N R p 1/G m N 2 Transformer ratio set to achieve best noise performance
29 Design of Colpitts Oscillator V bias L I 1 (t) C 1 A 1/G m V 1 G m1 C 1 C 2 L R eq = R p 1/G m N 2 v out -1/G m N C 2 g m1 NG m1 R eq =1 Design tank for high Q Choose bias current ( ) for large swing (without going far into saturation) Choose transformer ratio for best noise - Rule of thumb: choose N = 1/5 according to Tom Lee Choose transistor size to achieve adequately large g m1 A
30 Calculation of Oscillator Swing as a Function of I 1 (t) consists of pulses whose shape and width are a function of the transistor behavior and transformer ratio - Approximate as narrow square wave pulses with width W I 1 (t) I 1 (f) W average = - Fundamental component is T T t 1 T 1 W f - Resulting oscillator amplitude
31 Clapp Oscillator L L large C 3 V bias C 1 1/G m V 1 C 2 Same as Colpitts except that inductor portion of tank is isolated from the drain of the device - Allows inductor voltage to achieve a larger amplitude without exceeded the max allowable voltage at the drain Good for achieving lower phase noise
32 Simplified Model of Clapp Oscillator L C 3 V bias 1/G m L large C 1 V 1 L p C p R p C p +C 1 C 2 L p i d1 v out v 1 C 1 C 2 1/G m N 2 v out R p 1/G m N 2 -G m Nv out C 2 Nv out C 1 C 2 C 1 C 2 = C 1 +C 2 N= C 1 C 1 +C 2 C p +C 1 C 2 L p R p 1/G m N 2 Looks similar to Colpitts model - Be careful of parasitic resonances! v out -1/G m N
33 Hartley Oscillator C L 2 V 1 V bias L 1 C big Same as Colpitts, but uses a tapped inductor rather than series capacitors to implement the transformer portion of the circuit - Not popular for IC implementations due to the fact that capacitors are easier to realize than inductors
34 Simplified Model of Hartley Oscillator C L 2 V 1 R p C C L 1 +L 2 R p 1/G m N 2 V bias L 1 C big i d1 v 1 v out L 1 +L 2 1/G m N 2 v out -G m Nv out Nv out N= L 2 L 1 +L 2 C L 1 +L 2 R p 1/G m N 2 Similar to Colpitts, again be wary of parasitic resonances v out -1/G m N
35 Integrated Resonator Structures Inductor and capacitor tank - Lateral caps have high Q (> 50) - Spiral inductors have moderate Q (5 to 10), but completely integrated and have tight tolerance (< ± 10%) - Bondwire inductors have high Q (> 40), but not as integrated and have poor tolerance (> ± 20%) - Note: see Lecture 4 for more info on these Lateral Capacitor Spiral Inductor Bondwire Inductor A A package A A B die C 1 L m B B B
36 Integrated Resonator Structures Integrated transformer - Leverages self and mutual inductance for resonance to achieve higher Q - See Straayer et. al., A low-noise transformer-based 1.7 GHz CMOS VCO, ISSCC 2002, pp A B C par1 k C D L 1 L 2 C C par2 D A B
37 Quarter Wave Resonator λ 0 /4 Z L y x Z(λ 0 /4) z z L 0 Impedance calculation (from Lecture 4) - Looks like parallel LC tank! Benefit very high Q can be achieved with fancy dielectric Negative relatively large area (external implementation in the past), but getting smaller with higher frequencies!
38 Other Types of Resonators Quartz crystal - Very high Q, and very accurate and stable resonant frequency Confined to low frequencies (< 200 MHz) Non-integrated - Used to create low noise, accurate, reference oscillators SAW devices - High frequency, but poor accuracy (for resonant frequency) MEMS devices - Cantilever beams promise high Q, but non-tunable and haven t made it to the GHz range, yet, for resonant frequency - FBAR Q > 1000, but non-tunable and poor accuracy - Other devices are on the way!
39 Voltage Controlled Oscillators (VCO s) L 1 L 2 L V bias C var M 2 C var C 1 V s V 1 V cont C var V cont Include a tuning element to adjust oscillation frequency - Typically use a variable capacitor (varactor) Varactor incorporated by replacing fixed capacitance - Note that much fixed capacitance cannot be removed (transistor junctions, interconnect, etc.) Fixed cap lowers frequency tuning range
40 Model for Voltage to Frequency Mapping of VCO T=1/F vco VCO frequency versus V cont L 1 L 2 F vco C var V cont V s M 2 C var f o F out slope=k v V in V in V bias V bias V cont Model VCO in a small signal manner by looking at deviations in frequency about the bias point - Assume linear relationship between input voltage and output frequency
41 Model for Voltage to Phase Mapping of VCO Phase is more convenient than frequency for analysis - The two are related through an integral relationship Intuition of integral relationship between frequency and phase 1/F vco = α out(t) out(t) 1/F vco = α+ε
42 Frequency Domain Model of VCO Take Laplace Transform of phase relationship - Note that K v is in units of Hz/V T=1/F vco L 1 L 2 Frequency Domain VCO Model C var V cont V s M 2 C var v in 2πK v s Φ out V in V bias
43 Varactor Implementation Diode Version Consists of a reverse biased diode junction - Variable capacitor formed by depletion capacitance - Capacitance drops as roughly the square root of the bias voltage Advantage can be fully integrated in CMOS Disadvantages low Q (often < 20), and low tuning range (± 20%) V+ V+ V- C var P + N + V- Depletion Region N - n-well P - substrate V + -V -
44 A Recently Popular Approach The MOS Varactor Consists of a MOS transistor (NMOS or PMOS) with drain and source connected together - Abrupt shift in capacitance as inversion channel forms Advantage easily integrated in CMOS Disadvantage Q is relatively low in the transition region - Note that large signal is applied to varactor transition region will be swept across each VCO cycle V+ V+ V- C var W/L N + N + C ox V- Depletion Region P - C dep V T V + -V -
45 A Method To Increase Q of MOS Varactor LSB C W/L 2C 2W/L to VCO 4C 4W/L W/L Overall Capacitance C var Coarse Control MSB Coarse Control V control Fine Control Fine Control V control High Q metal caps are switched in to provide coarse tuning Low Q MOS varactor used to obtain fine tuning See Hegazi et. al., A Filtering Technique to Lower LC Oscillator Phase Noise, JSSC, Dec 2001, pp
46 Supply Pulling and Pushing L 1 L 2 L V bias C var M 2 C var C 1 V s V 1 V cont C var V cont Supply voltage has an impact on the VCO frequency - Voltage across varactor will vary, thereby causing a shift in its capacitance - Voltage across transistor drain junctions will vary, thereby causing a shift in its depletion capacitance This problem is addressed by building a supply regulator specifically for the VCO
47 Injection Locking VCO V noise (w) (w) V noise Vin w o W w o W Noise close in frequency to VCO resonant frequency can cause VCO frequency to shift when its amplitude becomes high enough V noise (w) V noise (w) V noise (w) w w o w w o w w o W W W (w) (w) (w) - w w w o - w w w o - w w w o W W W w - w w
48 Example of Injection Locking For homodyne systems, VCO frequency can be very close to that of interferers RF in(w) Interferer Desired Narrowband Signal LNA RF in Mixer W 0 w int w o LO signal LO frequency V in - Injection locking can happen if inadequate isolation from mixer RF input to LO port Follow VCO with a buffer stage with high reverse isolation to alleviate this problem
6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators
6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators Massachusetts Institute of Technology March 29, 2005 Copyright 2005 by Michael H. Perrott VCO Design for Narrowband
More informationHigh Speed Communication Circuits and Systems Lecture 15 VCO Examples Mixers
6. 776 High Speed Communication Circuits and Systems Lecture 15 VCO Examples Mixers Massachusetts Institute o Technology March 31, 2005 Copyright 2005 by Hae-Seung Lee and Michael H. Perrott Voltage Controlled
More information6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers
6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers Massachusetts Institute of Technology February 17, 2005 Copyright 2005
More informationLecture 20: Passive Mixers
EECS 142 Lecture 20: Passive Mixers Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture 20 p.
More informationTSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 8 & 9: Oscillators
TSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 8 & 9: Oscillators Ted Johansson, EKS, ISY ted.johansson@liu.se Overview 2 Razavi: Chapter 8, pp. 505-532, 544-551, 491-498. 8.1 Performance Parameters
More informationFully Integrated Low Phase Noise LC VCO. Desired Characteristics of VCOs
Fully Integrated ow Phase Noise C VCO AGENDA Comparison with other types of VCOs. Analysis of two common C VCO topologies. Design procedure for the cross-coupled C VCO. Phase noise reduction techniques.
More informationChapter 13 Oscillators and Data Converters
Chapter 13 Oscillators and Data Converters 13.1 General Considerations 13.2 Ring Oscillators 13.3 LC Oscillators 13.4 Phase Shift Oscillator 13.5 Wien-Bridge Oscillator 13.6 Crystal Oscillators 13.7 Chapter
More informationISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2
ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2 17.2 A CMOS Differential Noise-Shifting Colpitts VCO Roberto Aparicio, Ali Hajimiri California Institute of Technology, Pasadena, CA Demand for higher
More informationHigh Speed Communication Circuits and Systems Lecture 14 High Speed Frequency Dividers
High Speed Communication Circuits and Systems Lecture 14 High Speed Frequency Dividers Michael H. Perrott March 19, 2004 Copyright 2004 by Michael H. Perrott All rights reserved. 1 High Speed Frequency
More information6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers
6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Broadband Communication
More informationRF Integrated Circuits
Introduction and Motivation RF Integrated Circuits The recent explosion in the radio frequency (RF) and wireless market has caught the semiconductor industry by surprise. The increasing demand for affordable
More informationUnderstanding VCO Concepts
Understanding VCO Concepts OSCILLATOR FUNDAMENTALS An oscillator circuit can be modeled as shown in Figure 1 as the combination of an amplifier with gain A (jω) and a feedback network β (jω), having frequency-dependent
More information6.976 High Speed Communication Circuits and Systems Lecture 8 Noise Figure, Impact of Amplifier Nonlinearities
6.976 High Speed Communication Circuits and Systems Lecture 8 Noise Figure, Impact of Amplifier Nonlinearities Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott
More informationPART MAX2605EUT-T MAX2606EUT-T MAX2607EUT-T MAX2608EUT-T MAX2609EUT-T TOP VIEW IND GND. Maxim Integrated Products 1
19-1673; Rev 0a; 4/02 EVALUATION KIT MANUAL AVAILABLE 45MHz to 650MHz, Integrated IF General Description The are compact, high-performance intermediate-frequency (IF) voltage-controlled oscillators (VCOs)
More informationNEW WIRELESS applications are emerging where
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,
More informationFeedback and Oscillator Circuits
Chapter 14 Chapter 14 Feedback and Oscillator Circuits Feedback Concepts The effects of negative feedback on an amplifier: Disadvantage Lower gain Advantages Higher input impedance More stable gain Improved
More informationSP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver
SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver Arvin R. Shahani, Derek K. Shaeffer, Thomas H. Lee Stanford University, Stanford, CA At submicron channel lengths, CMOS is
More informationHigh Speed Communication Circuits and Systems Lecture 10 Mixers
High Speed Communication Circuits and Systems Lecture Mixers Michael H. Perrott March 5, 24 Copyright 24 by Michael H. Perrott All rights reserved. Mixer Design or Wireless Systems From Antenna and Bandpass
More informationISSCC 2004 / SESSION 21/ 21.1
ISSCC 2004 / SESSION 21/ 21.1 21.1 Circular-Geometry Oscillators R. Aparicio, A. Hajimiri California Institute of Technology, Pasadena, CA Demand for faster data rates in wireline and wireless markets
More informationA 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*
WP 23.6 A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator* Christopher Lam, Behzad Razavi University of California, Los Angeles, CA New wireless local area network (WLAN) standards have recently emerged
More informationV out A v. Feedback Circuit
Oscillators V out A v Feedback Circuit Figure.: Positive Feed Back The feedback network in an oscillator an input to the amplifier, which in turn an input to the feedback network. Since positive feedback
More informationHigh Frequency VCO Design and Schematics
High Frequency VCO Design and Schematics Iulian Rosu, YO3DAC / VA3IUL, http://www.qsl.net/va3iul/ This note will review the process by which VCO (Voltage Controlled Oscillator) designers choose their oscillator
More informationQuadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell
1 Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell Yee-Huan Ng, Po-Chia Lai, and Jia Ruan Abstract This paper presents a GPS receiver front end design that is based on the single-stage quadrature
More informationCase Study: Osc2 Design of a C-Band VCO
MICROWAVE AND RF DESIGN Case Study: Osc2 Design of a C-Band VCO Presented by Michael Steer Reading: Chapter 20, 20.5,6 Index: CS_Osc2 Based on material in Microwave and RF Design: A Systems Approach, 2
More informationECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique
ECE1352 Term Paper Low Voltage Phase-Locked Loop Design Technique Name: Eric Hu Student Number: 982123400 Date: Nov. 14, 2002 Table of Contents Abstract pg. 04 Chapter 1 Introduction.. pg. 04 Chapter 2
More informationA Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1
IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 01, 2014 ISSN (online): 2321-0613 A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power
More informationLecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1
Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery
More informationEE301 ELECTRONIC CIRCUITS CHAPTER 2 : OSCILLATORS. Lecturer : Engr. Muhammad Muizz Bin Mohd Nawawi
EE301 ELECTRONIC CIRCUITS CHAPTER 2 : OSCILLATORS Lecturer : Engr. Muhammad Muizz Bin Mohd Nawawi 2.1 INTRODUCTION An electronic circuit which is designed to generate a periodic waveform continuously at
More informationChapter 6. FM Circuits
Chapter 6 FM Circuits Topics Covered 6-1: Frequency Modulators 6-2: Frequency Demodulators Objectives You should be able to: Explain the operation of an FM modulators and demodulators. Compare and contrast;
More informationOwner. Dale Nelson. Design Team. Chief Scientist. Business Manager. Dale Nelson. Dale Nelson Dale Nelson. Dale Nelson. Dale Nelson
DHN Integrated Circuit Design Designing Crystal Oscillators Dale Nelson, Ph.D. DHN Integrated Circuit Design Established in Sept. 2005 Design Expertise: Crystal Oscillators Phase Locked Loops General Analog/Mixed
More informationTUNED AMPLIFIERS 5.1 Introduction: Coil Losses:
TUNED AMPLIFIERS 5.1 Introduction: To amplify the selective range of frequencies, the resistive load R C is replaced by a tuned circuit. The tuned circuit is capable of amplifying a signal over a narrow
More informationThe steeper the phase shift as a function of frequency φ(ω) the more stable the frequency of oscillation
It should be noted that the frequency of oscillation ω o is determined by the phase characteristics of the feedback loop. the loop oscillates at the frequency for which the phase is zero The steeper the
More information6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers
6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers Massachusetts Institute of Technology February 24, 2005 Copyright 2005 by Hae-Seung Lee and Michael H. Perrott High
More informationGechstudentszone.wordpress.com
UNIT 4: Small Signal Analysis of Amplifiers 4.1 Basic FET Amplifiers In the last chapter, we described the operation of the FET, in particular the MOSFET, and analyzed and designed the dc response of circuits
More informationCHAPTER 3 CMOS LOW NOISE AMPLIFIERS
46 CHAPTER 3 CMOS LOW NOISE AMPLIFIERS 3.1 INTRODUCTION The Low Noise Amplifier (LNA) plays an important role in the receiver design. LNA serves as the first block in the RF receiver. It is a critical
More informationDr.-Ing. Ulrich L. Rohde
Dr.-Ing. Ulrich L. Rohde Noise in Oscillators with Active Inductors Presented to the Faculty 3 : Mechanical engineering, Electrical engineering and industrial engineering, Brandenburg University of Technology
More informationLow Phase Noise Gm-Boosted Differential Gate-to-Source Feedback Colpitts CMOS VCO Jong-Phil Hong, Student Member, IEEE, and Sang-Gug Lee, Member, IEEE
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 11, NOVEMBER 2009 3079 Low Phase Noise Gm-Boosted Differential Gate-to-Source Feedback Colpitts CMOS VCO Jong-Phil Hong, Student Member, IEEE, and Sang-Gug
More informationFully integrated CMOS transmitter design considerations
Semiconductor Technology Fully integrated CMOS transmitter design considerations Traditionally, multiple IC chips are needed to build transmitters (Tx) used in wireless communications. The difficulty with
More informationNoise Reduction in Transistor Oscillators: Part 3 Noise Shifting Techniques. cross-coupled. over other topolo-
From July 2005 High Frequency Electronics Copyright 2005 Summit Technical Media Noise Reduction in Transistor Oscillators: Part 3 Noise Shifting Techniques By Andrei Grebennikov M/A-COM Eurotec Figure
More informationCHAPTER 3: OSCILLATORS AND WAVEFORM-SHAPING CIRCUITS
CHAPTER 3: OSCILLATORS AND WAVEFORM-SHAPING CIRCUITS In the design of electronic systems, the need frequently arises for signals having prescribed standard waveforms (e.g., sinusoidal, square, triangle,
More informationEVALUATION KIT AVAILABLE 10MHz to 1050MHz Integrated RF Oscillator with Buffered Outputs. Typical Operating Circuit. 10nH 1000pF MAX2620 BIAS SUPPLY
19-1248; Rev 1; 5/98 EVALUATION KIT AVAILABLE 10MHz to 1050MHz Integrated General Description The combines a low-noise oscillator with two output buffers in a low-cost, plastic surface-mount, ultra-small
More informationLecture # 12 Oscillators (LC Circuits)
December 2014 Benha University Faculty of Engineering at Shoubra ECE-312 Electronic Circuits (A) Lecture # 12 Oscillators (LC Circuits) Instructor: Dr. Ahmad El-Banna Agenda The Colpitts Oscillator The
More informationLong Range Passive RF-ID Tag With UWB Transmitter
Long Range Passive RF-ID Tag With UWB Transmitter Seunghyun Lee Seunghyun Oh Yonghyun Shim seansl@umich.edu austeban@umich.edu yhshim@umich.edu About RF-ID Tag What is a RF-ID Tag? An object for the identification
More informationFigure 1: Closed Loop System
SIGNAL GENERATORS 3. Introduction Signal sources have a variety of applications including checking stage gain, frequency response, and alignment in receivers and in a wide range of other electronics equipment.
More informationHigh Frequency VCO Design and Schematics
High Frequency VCO Design and Schematics Iulian Rosu, YO3DAC / VA3IUL, http://www.qsl.net/va3iul/ This note will review the process by which VCO (Voltage Controlled Oscillator) designers choose their oscillator
More informationMAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT III TUNED AMPLIFIERS PART A (2 Marks)
MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI-621213. UNIT III TUNED AMPLIFIERS PART A (2 Marks) 1. What is meant by tuned amplifiers? Tuned amplifiers are amplifiers that are designed to reject a certain
More informationChapter.8: Oscillators
Chapter.8: Oscillators Objectives: To understand The basic operation of an Oscillator the working of low frequency oscillators RC phase shift oscillator Wien bridge Oscillator the working of tuned oscillator
More informationFigure 12-1 (p. 578) Block diagram of a sinusoidal oscillator using an amplifier with a frequencydependent
Figure 12-1 (p. 578) Block diagram of a sinusoidal oscillator using an amplifier with a frequencydependent feedback path. Figure 12-2 (p. 579) General circuit for a transistor oscillator. The transistor
More informationAnalysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques
Analysis and Design of Analog Integrated Circuits Lecture 8 Cascode Techniques Michael H. Perrott February 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Review of Large Signal Analysis
More informationIntegrated Circuit Design for High-Speed Frequency Synthesis
Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency
More informationWITH advancements in submicrometer CMOS technology,
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 53, NO. 3, MARCH 2005 881 A Complementary Colpitts Oscillator in CMOS Technology Choong-Yul Cha, Member, IEEE, and Sang-Gug Lee, Member, IEEE
More informationSingle-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 141 Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill,
More informationIC design for wireless system
IC design for wireless system Lecture 6 Dr. Ahmed H. Madian Ahmed.madian@guc.edu.eg 1 outlines Introduction to mixers Mixer metrics Mixer topologies Mixer performance analysis Mixer design issues Dr. Ahmed
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended
More informationi. At the start-up of oscillation there is an excess negative resistance (-R)
OSCILLATORS Andrew Dearn * Introduction The designers of monolithic or integrated oscillators usually have the available process dictated to them by overall system requirements such as frequency of operation
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 4: Filters Filters General Theory Continuous Time Filters Background Filters are used to separate signals in the frequency domain, e.g. remove noise, tune
More informationDesign of a Magnetically Tunable Low Noise Amplifier in 0.13 um CMOS Technology
Graduate Theses and Dissertations Iowa State University Capstones, Theses and Dissertations 2012 Design of a Magnetically Tunable Low Noise Amplifier in 0.13 um CMOS Technology Jeremy Brown Iowa State
More informationApplication Note SAW-Components
Application Note SAW-Components Comparison between negative impedance oscillator (Colpitz oscillator) and feedback oscillator (Pierce structure) App.: Note #13 Author: Alexander Glas EPCOS AG Updated:
More informationDesigning a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004
Designing a 960 MHz CMOS LNA and Mixer using ADS EE 5390 RFIC Design Michelle Montoya Alfredo Perez April 15, 2004 The University of Texas at El Paso Dr Tim S. Yao ABSTRACT Two circuits satisfying the
More informationTable of Contents Lesson One Lesson Two Lesson Three Lesson Four Lesson Five PREVIEW COPY
Oscillators Table of Contents Lesson One Lesson Two Lesson Three Introduction to Oscillators...3 Flip-Flops...19 Logic Clocks...37 Lesson Four Filters and Waveforms...53 Lesson Five Troubleshooting Oscillators...69
More informationThe Hartley Oscillator
The Hartley Oscillator One of the main disadvantages of the basic LC Oscillator circuit we looked at in the previous tutorial is that they have no means of controlling the amplitude of the oscillations
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 010 Lecture 7: PLL Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report
More informationA 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.6, NO.4, DECEMBER, 2006 281 A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration Tae-Geun Yu, Seong-Ik Cho, and Hang-Geun Jeong
More informationDESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT
DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore
More informationSP 23.6: A 1.8GHz CMOS Voltage-Controlled Oscillator
SP 23.6: A 1.8GHz CMOS Voltage-Controlled Oscillator Behzad Razavi University of California, Los Angeles, CA Formerly with Hewlett-Packard Laboratories, Palo Alto, CA This paper describes the factors that
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationBroadband mm-wave Signal Generation and Amplification in CMOS Using Synthetic Impedance. Pranav R Kaundinya
Broadband mm-wave Signal Generation and Amplification in CMOS Using Synthetic Impedance by Pranav R Kaundinya Submitted to the Department of Electrical Engineering and Computer Science in partial fulfillment
More informationAVoltage Controlled Oscillator (VCO) was designed and
1 EECE 457 VCO Design Project Jason Khuu, Erik Wu Abstract This paper details the design and simulation of a Voltage Controlled Oscillator using a 0.13µm process. The final VCO design meets all specifications.
More informationDesigning a fully integrated low noise Tunable-Q Active Inductor for RF applications
Designing a fully integrated low noise Tunable-Q Active Inductor for RF applications M. Ikram Malek, Suman Saini National Institute of technology, Kurukshetra Kurukshetra, India Abstract Many architectures
More information6.976 High Speed Communication Circuits and Systems Lecture 21 MSK Modulation and Clock and Data Recovery Circuits
6.976 High Speed Communication Circuits and Systems Lecture 21 MSK Modulation and Clock and Data Recovery Circuits Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott
More informationFeedback Amplifier & Oscillators
256 UNIT 5 Feedback Amplifier & Oscillators 5.1 Learning Objectives Study definations of positive /negative feedback. Study the camparions of positive and negative feedback. Study the block diagram and
More informationFully-Integrated Low Phase Noise Bipolar Differential VCOs at 2.9 and 4.4 GHz
Fully-Integrated Low Phase Noise Bipolar Differential VCOs at 2.9 and 4.4 GHz Ali M. Niknejad Robert G. Meyer Electronics Research Laboratory University of California at Berkeley Joo Leong Tham 1 Conexant
More informationReceiver Architecture
Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver
More informationOscillators. An oscillator may be described as a source of alternating voltage. It is different than amplifier.
Oscillators An oscillator may be described as a source of alternating voltage. It is different than amplifier. An amplifier delivers an output signal whose waveform corresponds to the input signal but
More informationChapter 4: Differential Amplifiers
Chapter 4: Differential Amplifiers 4.1 Single-Ended and Differential Operation 4.2 Basic Differential Pair 4.3 Common-Mode Response 4.4 Differential Pair with MOS Loads 4.5 Gilbert Cell Single-Ended and
More informationFeedback (and control) systems
Feedback (and control) systems Stability and performance Copyright 2007-2008 Stevens Institute of Technology - All rights reserved 22-1/23 Behavior of Under-damped System Y() s s b y 0 M s 2n y0 2 2 2
More informationTest Your Understanding
074 Part 2 Analog Electronics EXEISE POBLEM Ex 5.3: For the switched-capacitor circuit in Figure 5.3b), the parameters are: = 30 pf, 2 = 5pF, and F = 2 pf. The clock frequency is 00 khz. Determine the
More informationDesign of the Low Phase Noise Voltage Controlled Oscillator with On-Chip Vs Off- Chip Passive Components.
3 rd International Bhurban Conference on Applied Sciences and Technology, Bhurban, Pakistan. June 07-12, 2004 Design of the Low Phase Noise Voltage Controlled Oscillator with On-Chip Vs Off- Chip Passive
More informationConcepts of Oscillators
Phase-Locked Loops Concepts of Oscillators Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering Overview Readings B. Razavi, Design of Integrated Circuits for Optical Communications,
More informationTHE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL
THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL IN CMOS TECHNOLOGY L. Majer, M. Tomáška,V. Stopjaková, V. Nagy, and P. Malošek Department of Microelectronics, Slovak Technical University, Ilkovičova 3, Bratislava,
More informationRadio Frequency Electronics
Radio Frequency Electronics Tuned Amplifiers John Battiscombe Gunn Born in 1928 in Egypt (father was a famous Egyptologist), and was Educated in England Worked at IBM s Thomas J. Watson Research Center
More informationA Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell
A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell Devi Singh Baghel 1, R.C. Gurjar 2 M.Tech Student, Department of Electronics and Instrumentation, Shri G.S. Institute of
More informationLecture 4 ECEN 4517/5517
Lecture 4 ECEN 4517/5517 Experiment 3 weeks 2 and 3: interleaved flyback and feedback loop Battery 12 VDC HVDC: 120-200 VDC DC-DC converter Isolated flyback DC-AC inverter H-bridge v ac AC load 120 Vrms
More informationTesting and Stabilizing Feedback Loops in Today s Power Supplies
Keywords Venable, frequency response analyzer, impedance, injection transformer, oscillator, feedback loop, Bode Plot, power supply design, open loop transfer function, voltage loop gain, error amplifier,
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationA Low Area, Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-based Programmable Oscillator
A Low Area, Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-based Programmable Oscillator ISSCC 00, Session 3. M.H. Perrott, S. Pamarti, E. Hoffman, F.S. Lee, S.
More informationSession 3. CMOS RF IC Design Principles
Session 3 CMOS RF IC Design Principles Session Delivered by: D. Varun 1 Session Topics Standards RF wireless communications Multi standard RF transceivers RF front end architectures Frequency down conversion
More information10MHz to 1050MHz Integrated RF Oscillator with Buffered Outputs
9-24; Rev 2; 2/02 EVALUATION KIT AVAILABLE 0MHz to 050MHz Integrated General Description The combines a low-noise oscillator with two output buffers in a low-cost, plastic surface-mount, ultra-small µmax
More informationISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8
ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8 10.8 10Gb/s Limiting Amplifier and Laser/Modulator Driver in 0.18µm CMOS Technology Sherif Galal, Behzad Razavi Electrical Engineering
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More informationA 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique
Matsuzawa Lab. Matsuzawa & Okada Lab. Tokyo Institute of Technology A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique Kento Kimura, Kenichi Okada and Akira Matsuzawa (WE2C-2) Matsuzawa &
More informationDepartment of Electrical Engineering and Computer Sciences, University of California
Chapter 8 NOISE, GAIN AND BANDWIDTH IN ANALOG DESIGN Robert G. Meyer Department of Electrical Engineering and Computer Sciences, University of California Trade-offs between noise, gain and bandwidth are
More informationLecture 17: BJT/FET Mixers/Mixer Noise
EECS 142 Lecture 17: BJT/FET Mixers/Mixer Noise Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture
More informationQuiz2: Mixer and VCO Design
Quiz2: Mixer and VCO Design Fei Sun and Hao Zhong 1 Question1 - Mixer Design 1.1 Design Criteria According to the specifications described in the problem, we can get the design criteria for mixer design:
More informationPositive Feedback and Oscillators
Physics 3330 Experiment #5 Fall 2011 Positive Feedback and Oscillators Purpose In this experiment we will study how spontaneous oscillations may be caused by positive feedback. You will construct an active
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More informationPractical Testing Techniques For Modern Control Loops
VENABLE TECHNICAL PAPER # 16 Practical Testing Techniques For Modern Control Loops Abstract: New power supply designs are becoming harder to measure for gain margin and phase margin. This measurement is
More informationIntroduction. Keywords: rf, rfdesign, rfic, vco, rfics, rf design, rf ics. APPLICATION NOTE 530 VCO Tank Design for the MAX2310.
Maxim > Design Support > Technical Documents > Application Notes > Wireless and RF > APP 530 Keywords: rf, rfdesign, rfic, vco, rfics, rf design, rf ics APPLICATION NOTE 530 VCO Tank Design for the MAX2310
More informationSTABILITY ANALYSIS OF NEGATIVE RESISTANCE-BASED SOURCE COMBINING POWER AMPLIFIERS
STABILITY ANALYSIS OF NEGATIVE RESISTANCE-BASED SOURCE COMBINING POWER AMPLIFIERS A Thesis presented to the Faculty of California Polytechnic State University, San Luis Obispo In Partial Fulfillment of
More information856 Feedback Networks: Theory and Circuit Applications. Butterworth MFM response, 767 Butterworth response, 767
Index I/O transfer admittance, 448 N stage cascade, 732, 734 S-parameter characterization, 226 ω max, 204 π-type, 148 π-type network model, 137 c-parameter, 151, 153 c-parameter matrix, 154 g-parameter
More information