Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators
|
|
- Margaret Rogers
- 5 years ago
- Views:
Transcription
1 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill, Member, IEEE Abstract This paper presents an improved technique for single-ended to differential conversion that allows for the use of single-ended CMOS ring oscillators in an otherwise fully differential integrated circuit environment. An interpolating resistor network is used to derive a fully differential representation of the single-ended voltage-controlled-oscillator (VCO) signal. The technique preserves the fundamental noise performance of singleended ring oscillators in the presence of supply and substrate interference. Experimental results in a m CMOS process show the applicability of this technique at the VCO speeds of up to 1.3 GHz. Index Terms Jitter, phase noise, power-supply interference, power-supply noise, single-ended to differential conversion, substrate noise, voltage-controlled oscillator. I. INTRODUCTION ACHALLENGE in the design of integrated oscillators is the preservation of fundamental phase noise performance in the presence of supply and substrate interference. Although better fundamental phase noise performance is achieved with LC-based oscillators, CMOS ring oscillators are easier to integrate [1] and consume less die area. In either case, differential circuits and signals are often employed because of their good rejection of common-mode supply and substrate noise and their lower noise injection into other circuits. On the other hand, single-ended CMOS ring oscillators have better thermal noise performance than their differential CMOS counterparts and can achieve better phase-noise performance for a given power dissipation [2], [3]. The lower thermal noise jitter in single-ended ring oscillators (SROs) is largely due to the larger voltage swings than those available in differential ring oscillators (DROs). DRO voltage swings are typically limited to approximately a threshold voltage because of headroom constraints. Furthermore, it has been shown that saturated-type oscillators, which fully switch the devices in the delay cell, exhibit better phase-noise performance than nonsaturated-type oscillators [1]. SROs fall under the category of saturated-type oscillators. While their lower thermal noise jitter is attractive, SROs are susceptible to supply noise due to their single-ended signal path. Reducing this susceptibility with techniques such as capacitive bypassing and supply regulation [4], [5] provides a low-noise, single-ended clock signal with acceptable immunity to supply and substrate noise. However, it may be the case that the SRO is Manuscript received August 2, 2001; revised June 28, This work was supported by National Science Foundation under Award Y. Toh was with the Worcester Polytechnic Institute, Worcester, MA USA. He is now with Analog Devices, Wilmington, MA USA ( yuping.toh@analog.com). J. A. McNeill is with the Worcester Polytechnic Institute, Worcester, MA USA. Digital Object Identifier /JSSC Fig. 1. Single-ended to differential conversion circuit using a single phase and dc average of the ring. Waveforms for Fig. 1. used in an otherwise fully differential integrated circuit environment. As will be shown in Section II, it is difficult to develop a high-quality differential version of the single-ended ring signal. In Section III, an improved method of performing the singleended to differential conversion in a three-stage ring oscillator is described. Sections IV and V describe design considerations and experimental results; Section VI describes possible generalization to ring oscillators with more than three stages. II. SINGLE-ENDED TO DIFFERENTIAL CONVERSION Figs. 1 and 2 show two possible methods of performing single-ended to differential conversion of the output of a CMOS /03$ IEEE
2 142 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 Fig. 2. Single-ended to differential conversion circuit using two phases of the ring. Waveforms for Fig. 2. SRO. In each case, a PMOS differential pair, formed by transistors and, is used as a simple comparator and level shifter to develop the desired output signals and, which are the differential representation of the single-ended ring signal. The differential pair is biased by current, which is developed by current source with bias voltage. Capacitor represents the sum of all parasitic capacitances at node. In the approach shown in Fig. 1, the comparator input is obtained from one phase of the ring and input from a half-amplitude reference developed by shorting the output and input of a replica ring stage. In the approach shown in Fig. 2, the comparator inputs are obtained from two phases of the ring [6]. This approach eliminates the need to develop the half-amplitude reference required in the approach of Fig. 1. Figs. 1 and 2 show the waveforms associated with each approach. Idealized waveforms are shown for comparator inputs and ; also shown are simulated output waveforms in a 0.35 m CMOS process. It can be seen from the simulated waveforms that outputs and deviate significantly Fig. 3. Improved single-ended to differential conversion circuit using interpolating resistor network. Waveforms for Fig. 3. from the ideal differential representation of the single-ended ring signal. The two major nonidealities are duty-cycle distortion and waveform asymmetry. The main cause of these nonidealities is the varying common mode of the inputs and, shown as the dashed waveform in Figs. 1 and 2. Although low-frequency common-mode variations are rejected by the differential pair, at higher frequencies, common mode rejection is reduced significantly due to. Variation in causes variation in the voltage, which in turn causes a variation in differential pair bias current in accordance with. This variation in results in amplitude variations at the differential pair output. III. IMPROVED CONVERSION TECHNIQUE A. Development of Improved Technique Fig. 3 shows the single-ended to differential conversion technique developed in this work. In this approach, the same differential pair is used but the inputs and are taken from an interpolating network. Assuming resistors R1 through
3 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY R4 to be of equal value, the outputs of the interpolating network are given by (1) (2) The function of the interpolating network is to develop a differential representation of the SRO signal with a constant common mode component. To see how this function results, we first develop idealized expressions for the phase voltages,, and. At each stage of the ring, the oscillator waveform propagates with a phase lag of radians (due to the stage delay) as well as an inversion ( radians). Although the ring oscillator is often thought to be a square wave oscillator, at high speeds the waveforms in a three-stage ring are more nearly sinusoidal. If we idealize the waveforms to be sinusoidal with equal delay in each stage, then, the voltage waveforms at each phase can be represented as with sinusoid frequency, peak amplitude and dc average. Substituting (3) (5) into (1) and (2) and performing some trigonometric manipulation, gives Thus, (6) and (7) show that and constitute a signal pair with common mode and differential signal. Fig. 3 shows the waveforms associated with the approach of Fig. 3. The idealized waveforms for comparator inputs and show a constant common mode component. It can be seen that the simulated outputs and exhibit much improved duty cycle regularity and amplitude symmetry. In practice, is not constant since the signal from each phase of the voltage-controlled oscillator (VCO) is not purely sinusoidal; for a three-stage VCO operating near maximum speed the assumption of pure sinusoids is only approximately true. This results in some variation in, which causes small variations in and. This in turn causes the slight variation in the amplitudes of and as shown in the simulated waveforms in Fig. 3. Even with these slight variations, waveform symmetry shows significant improvement over the cases shown in Figs. 1 and 2 (3) (4) (5) (6) (7) Fig. 4. Noise model. IV. DESIGN CONSIDERATIONS A. Resistor Value In this work, the interpolating resistors through were implemented using N-well resistors with a nominal value of 20 k. This value results from an optimization between conflicting design drivers. A high resistance is desired so as to minimize current drawn from the VCO. The value of through cannot be increased arbitrarily for a number of reasons. A high value will reduce the maximum operating frequency of the circuit due to the RC lowpass formed between the resistor and the input gate capacitance of the differential pair transistors. Additionally, high-resistor values will increase thermal noise. B. Noise Fig. 4 shows a circuit model that can be used to determine the effect of noise from one of the interpolation resistors. Analysis of the effect on phase noise requires use of the impulse-sensitivity-function technique [7] due to the time-varying impedance at the delay stage output. Simulation shows that for the resistor values used in this work, the additional noise contribution does not significantly degrade VCO phase noise performance. In general, it may be the case that other design constraints dictate resistor values that would degrade VCO phase noise performance. In that case, the gate outputs could be buffered prior to interpolation. Although buffers would add jitter in the signal path to the eventual differential output, the jitter would be outside the VCO ring and would not accumulate. Note that noise of the PMOS differential pair (and of any subsequent sources referred to the PMOS differential pair input) is outside the VCO ring and does not accumulate. Therefore, VCO jitter performance is dominated by the jitter accumulated within the VCO ring. C. Resistor Matching The differential nature of the signal pair was derived assuming equal values of resistors in the and interpolating networks. The interpolation technique depends on resistor ratios and is therefore tolerant of process and temperature variations in absolute resistor values; however, the effects of mismatch must be considered. The analysis [8] is simplified by considering separately the effects of mismatch in the and interpolating networks. It can be shown that mismatch (in the network interpolating between phases and ) leads to a phase error in. Defining mismatch variables for and (8)
4 144 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 Fig. 5. Chip micrograph. analysis [8] shows that the phase error is related to the fractional mismatch ( (in radians) for )by (9) Fig MHz VCO output waveform after division by 8. (10) In analogous fashion, mismatch (in the network interpolating between ring phase and the dc average signal ) leads to an amplitude error in. With mismatch variables (11) (12) analysis shows that the amplitude error for is related to the fractional mismatch by (13) or for the fractional amplitude error : (14) The results in (10) and (14) indicate that the matching requirements are modest: a fractional mismatch of 2% corresponds to a phase error of 1 or an amplitude error of 1%. V. EXPERIMENTAL RESULTS The VCO output buffer in this work was implemented in silicon using the TSMC 4-metal 1-poly 0.35 m CMOS process. A chip micrograph is shown in Fig. 5. The total area consumed by the VCO, interpolating resistors and differential pair level shifter is m m. At maximum speed, power consumption of the ring VCO core is 80 mw. Additional power consumption of the single-ended to differential conversion circuitry is 5.3 mw. The circuit has been operated at VCO speeds of up to 1.3 GHz. Fig. 6 shows the output waveform for a VCO frequency of 640 MHz after an on-chip divide-by-8. To examine performance in the presence of power supply noise, the circuit configurations of Figs. 1 and 3 were simulated with a 200-mV pk-pk, 100-MHz sine wave superimposed on the 3.3-V power supply. Zero-crossing times of the output differential waveforms are shown in Figs. 7 and. Jitter for the circuit using the improved technique is 1.73 ps rms, which Fig. 7. Simulated output, simple differential pair buffer [Fig. 1]. Jitter = 9.85-ps rms Horizontal: 5 ps/div. Vertical: 20 mv/div. Simulated output, improved differential pair buffer [Fig. 3]. Jitter = 1.73-ps rms Horizontal: 5 ps/div. Vertical: 20 mv/div. represents a 5 of Fig. 1. reduction from the 9.85-ps rms for the circuit VI. GENERALIZATION OF TECHNIQUE It is logical to consider whether this technique can be generalized to rings with more than three stages. One possible generalization, to expand the interpolating networks and connect
5 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY alternate stages to alternate sides, is shown for the example of a seven-stage ring in Fig. 8. The most straightforward generalization assumes sinusoidal waveforms; this assumption is indicated with the sinusoid inside the gate symbol in Fig. 8. If the waveforms are sinusoidal, it can be shown that the interpolator outputs and will be sinusoidal waveforms 180 out of phase, with a constant common-mode component equal to. The general proof is mathematically cumbersome; an intuitive argument for plausibility can be seen from a phasor representation of the ring signals shown in Fig. 8. Grouping the phasors corresponding to each interpolator and finding the resultants gives two phasors of equal magnitude and opposite direction. Unfortunately, in a practical realization, the waveform in the ring becomes more like a square wave as more stages are added. With the sinusoidal assumption invalid, (6) and (7) no longer hold and the common-mode component of the interpolator outputs is no longer constant. Thus, the requirement for approximately sinusoidal signals prevents this technique from readily generalizing to longer rings. This is not a limitation to applicability of the technique, however; the need for this technique arose from the problems associated with the high frequency signals present in the three-stage ring oscillator. Fig. 8. Interpolation example for seven-stage ring. Phasor representation for seven-stage ring. VII. CONCLUSION An improved technique for single-ended to differential conversion has been presented that allows for the use of singleended CMOS ring oscillators in an otherwise fully differential integrated circuit environment. The technique preserves the fundamental noise performance of single-ended ring oscillators in the presence of supply and substrate interference. This technique uses an interpolating network of resistors to derive a fully differential representation of the single-ended VCO signal. Experimental results in a m CMOS process show the applicability of this technique at VCO speeds of up to 1.3 GHz. ACKNOWLEDGMENT The authors thank C. Liu for assistance with jitter simulations. The authors also thank the reviewers for their careful consideration and helpful comments. REFERENCES [1] C.-H. Park and B. Kim, A low-noise, 900-MHz VCO in 0.6-m CMOS, IEEE J. Solid-State Circuits, vol. 34, pp , May [2] T. H. Lee and A. Hajimiri, Oscillator phase noise: A tutorial, IEEE J. Solid-State Circuits, vol. 35, pp , Mar [3] A. Hajimiri, S. Limotyrakis, and T. H. Lee, Jitter and phase noise in ring oscillators, IEEE J. Solid-State Circuits, vol. 34, pp , June [4] J. M. Ingino, A 4 GHz 40 db PSRR PLL for an SOC application, in Dig. Tech. Papers ISSCC, Feb. 2001, pp [5] V. R. von Kaenel, A high-speed, low power clock generator for a microprocessor application, IEEE J. Solid-State Circuits, vol. 33, pp , Nov [6] D. Bowler, Jitter in single-ended CMOS ring oscillators, M.S. thesis, Worcester Polytechnic Institute, Worcester, MA, [7] A. Hajimiri and T. H. Lee, A general theory of phase noise in electrical oscillators, IEEE J. Solid-State Circuits, vol. 33, pp , Feb [8] Y. Toh, The effect of channel width on jitter in CMOS ring oscillators, M.S. thesis, Worcester Polytechnic Institute, Worcester, MA, 2002.
NEW WIRELESS applications are emerging where
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,
More informationALTHOUGH zero-if and low-if architectures have been
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More informationA Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.3, JUNE, 2014 http://dx.doi.org/10.5573/jsts.2014.14.3.331 A Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique
More informationISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2
ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2 17.2 A CMOS Differential Noise-Shifting Colpitts VCO Roberto Aparicio, Ali Hajimiri California Institute of Technology, Pasadena, CA Demand for higher
More informationSP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver
SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver Arvin R. Shahani, Derek K. Shaeffer, Thomas H. Lee Stanford University, Stanford, CA At submicron channel lengths, CMOS is
More informationISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.6
ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.6 26.6 40Gb/s Amplifier and ESD Protection Circuit in 0.18µm CMOS Technology Sherif Galal, Behzad Razavi University of California, Los Angeles, CA Optical
More informationA Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation
WA 17.6: A Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation Gu-Yeon Wei, Jaeha Kim, Dean Liu, Stefanos Sidiropoulos 1, Mark Horowitz 1 Computer Systems Laboratory, Stanford
More informationECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique
ECE1352 Term Paper Low Voltage Phase-Locked Loop Design Technique Name: Eric Hu Student Number: 982123400 Date: Nov. 14, 2002 Table of Contents Abstract pg. 04 Chapter 1 Introduction.. pg. 04 Chapter 2
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
More informationISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5
20.5 An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13µm CMOS with 400mV Supply and an Integrated Passive RX Front-End Ben W. Cook, Axel D. Berny, Alyosha Molnar, Steven Lanzisera,
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationLecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1
Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery
More informationA CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 06, 2015 ISSN (online): 2321-0613 A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati
More informationISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8
ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8 10.8 10Gb/s Limiting Amplifier and Laser/Modulator Driver in 0.18µm CMOS Technology Sherif Galal, Behzad Razavi Electrical Engineering
More informationA 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS
A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS Diary R. Sulaiman e-mail: diariy@gmail.com Salahaddin University, Engineering College, Electrical Engineering Department Erbil, Iraq Key
More informationCLOCK AND DATA RECOVERY (CDR) circuits incorporating
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 9, SEPTEMBER 2004 1571 Brief Papers Analysis and Modeling of Bang-Bang Clock and Data Recovery Circuits Jri Lee, Member, IEEE, Kenneth S. Kundert, and
More informationLow Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis
Low Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis July 27, 1998 Rafael J. Betancourt Zamora and Thomas H. Lee Stanford Microwave Integrated Circuits Laboratory jeihgfdcbabakl Paul G. Allen
More informationQuadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell
1 Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell Yee-Huan Ng, Po-Chia Lai, and Jia Ruan Abstract This paper presents a GPS receiver front end design that is based on the single-stage quadrature
More informationTHIS paper deals with the generation of multi-phase clocks,
984 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 53, NO. 5, MAY 2006 Phase Averaging and Interpolation Using Resistor Strings or Resistor Rings for Multi-Phase Clock Generation Ju-Ming
More information6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators
6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators Massachusetts Institute of Technology March 29, 2005 Copyright 2005 by Michael H. Perrott VCO Design for Narrowband
More informationAtypical op amp consists of a differential input stage,
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 Low-Voltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar Sánchez-Sinencio Abstract This paper presents
More informationA10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram
LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationA Fully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and ±35 ps Jitter
University of Pennsylvania ScholarlyCommons epartmental Papers (ESE) epartment of Electrical & Systems Engineering 7-1-2003 A Fully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and
More information1.25Gbps/2.5Gbps, +3V to +5.5V, Low-Noise Transimpedance Preamplifiers for LANs
19-4796; Rev 1; 6/00 EVALUATION KIT AVAILABLE 1.25Gbps/2.5Gbps, +3V to +5.5V, Low-Noise General Description The is a transimpedance preamplifier for 1.25Gbps local area network (LAN) fiber optic receivers.
More informationA Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1
IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 01, 2014 ISSN (online): 2321-0613 A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power
More informationA VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping
A VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 5: Termination, TX Driver, & Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.8
ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.8 26.8 A 2GHz CMOS Variable-Gain Amplifier with 50dB Linear-in-Magnitude Controlled Gain Range for 10GBase-LX4 Ethernet Chia-Hsin Wu, Chang-Shun Liu,
More informationLecture 11: Clocking
High Speed CMOS VLSI Design Lecture 11: Clocking (c) 1997 David Harris 1.0 Introduction We have seen that generating and distributing clocks with little skew is essential to high speed circuit design.
More information2005 IEEE. Reprinted with permission.
P. Sivonen, A. Vilander, and A. Pärssinen, Cancellation of second-order intermodulation distortion and enhancement of IIP2 in common-source and commonemitter RF transconductors, IEEE Transactions on Circuits
More informationDecoupling Technique for Reducing Sensitivity of Differential Pairs to Power-Supply-Induced Jitter
Decoupling Technique for Reducing Sensitivity of Differential Pairs to Power-Supply-Induced Jitter John McNeill Vladimir Zlatkovic David Bowler Lawrence M. DeVito ANALOG DEVICES Application Presentation
More informationTHE TREND toward implementing systems with low
724 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 30, NO. 7, JULY 1995 Design of a 100-MHz 10-mW 3-V Sample-and-Hold Amplifier in Digital Bipolar Technology Behzad Razavi, Member, IEEE Abstract This paper
More informationTaheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop
Engineering, Technology & Applied Science Research Vol. 7, No. 2, 2017, 1473-1477 1473 A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop Hamidreza Esmaeili Taheri Department of Electronics
More informationAS INTEGRATED circuit fabrication technologies
2720 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 12, DECEMBER 2006 A 0.5-GHz to 2.5-GHz PLL With Fully Differential Supply Regulated Tuning Merrick Brownlee, Student Member, IEEE, Pavan Kumar Hanumolu,
More informationLecture 20: Passive Mixers
EECS 142 Lecture 20: Passive Mixers Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture 20 p.
More informationExperiment 1: Amplifier Characterization Spring 2019
Experiment 1: Amplifier Characterization Spring 2019 Objective: The objective of this experiment is to develop methods for characterizing key properties of operational amplifiers Note: We will be using
More informationDeep-Submicron CMOS Design Methodology for High-Performance Low- Power Analog-to-Digital Converters
Deep-Submicron CMOS Design Methodology for High-Performance Low- Power Analog-to-Digital Converters Abstract In this paper, we present a complete design methodology for high-performance low-power Analog-to-Digital
More informationDelay-based clock generator with edge transmission and reset
LETTER IEICE Electronics Express, Vol.11, No.15, 1 8 Delay-based clock generator with edge transmission and reset Hyunsun Mo and Daejeong Kim a) Department of Electronics Engineering, Graduate School,
More information1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications
1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications Ashish Raman and R. K. Sarin Abstract The monograph analysis a low power voltage controlled ring oscillator, implement using
More informationISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9
ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 11.9 A Single-Chip Linear CMOS Power Amplifier for 2.4 GHz WLAN Jongchan Kang 1, Ali Hajimiri 2, Bumman Kim 1 1 Pohang University of Science
More informationA Low Power Switching Power Supply for Self-Clocked Systems 1. Gu-Yeon Wei and Mark Horowitz
A Low Power Switching Power Supply for Self-Clocked Systems 1 Gu-Yeon Wei and Mark Horowitz Computer Systems Laboratory, Stanford University, CA 94305 Abstract - This paper presents a digital power supply
More informationBootstrapped ring oscillator with feedforward inputs for ultra-low-voltage application
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Bootstrapped ring oscillator with feedforward
More information** Dice/wafers are designed to operate from -40 C to +85 C, but +3.3V. V CC LIMITING AMPLIFIER C FILTER 470pF PHOTODIODE FILTER OUT+ IN TIA OUT-
19-2105; Rev 2; 7/06 +3.3V, 2.5Gbps Low-Power General Description The transimpedance amplifier provides a compact low-power solution for 2.5Gbps communications. It features 495nA input-referred noise,
More informationISSN:
High Frequency Power Optimized Ring Voltage Controlled Oscillator for 65nm CMOS Technology NEHA K.MENDHE 1, M. N. THAKARE 2, G. D. KORDE 3 Department of EXTC, B.D.C.O.E, Sevagram, India, nehakmendhe02@gmail.com
More informationA design of 16-bit adiabatic Microprocessor core
194 A design of 16-bit adiabatic Microprocessor core Youngjoon Shin, Hanseung Lee, Yong Moon, and Chanho Lee Abstract A 16-bit adiabatic low-power Microprocessor core is designed. The processor consists
More informationA PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR
A PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR Yang-Shyung Shyu * and Jiin-Chuan Wu Dept. of Electronics Engineering, National Chiao-Tung University 1001 Ta-Hsueh Road, Hsin-Chu, 300, Taiwan * E-mail:
More information444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407
Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,
More informationA 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption
A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption IEEE Transactions on circuits and systems- Vol 59 No:3 March 2012 Abstract A class AB audio amplifier is used to drive
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended
More informationFREQUENCY synthesizers are critical building blocks in
1222 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 8, AUGUST 2004 Techniques for Phase Noise Suppression in Recirculating DLLs Sheng Ye, Member, IEEE, and Ian Galton, Member, IEEE Abstract This paper
More information800Mbps LVDS/LVPECL-to-LVDS 2 x 2 Crosspoint Switch
19-2003; Rev 0; 4/01 General Description The 2 x 2 crosspoint switch is designed for applications requiring high speed, low power, and lownoise signal distribution. This device includes two LVDS/LVPECL
More informationISSCC 2004 / SESSION 21/ 21.1
ISSCC 2004 / SESSION 21/ 21.1 21.1 Circular-Geometry Oscillators R. Aparicio, A. Hajimiri California Institute of Technology, Pasadena, CA Demand for faster data rates in wireline and wireless markets
More informationDesign of CMOS Based PLC Receiver
Available online at: http://www.ijmtst.com/vol3issue10.html International Journal for Modern Trends in Science and Technology ISSN: 2455-3778 :: Volume: 03, Issue No: 10, October 2017 Design of CMOS Based
More informationDesign of Low-Phase-Noise CMOS Ring Oscillators
328 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 49, NO. 5, MAY 2002 Design of Low-Phase-Noise CMOS Ring Oscillators Liang Dai, Member, IEEE, and Ramesh Harjani,
More informationISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7
ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7 15.7 A 4µA-Quiescent-Current Dual-Mode Buck Converter IC for Cellular Phone Applications Jinwen Xiao, Angel Peterchev, Jianhui Zhang, Seth Sanders
More informationA fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI
LETTER IEICE Electronics Express, Vol.1, No.15, 1 11 A fully synthesizable injection-locked PLL with feedback current output DAC in 8 nm FDSOI Dongsheng Yang a), Wei Deng, Aravind Tharayil Narayanan, Rui
More informationConcepts of Oscillators
Phase-Locked Loops Concepts of Oscillators Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering Overview Readings B. Razavi, Design of Integrated Circuits for Optical Communications,
More informationUltra-Low-Voltage Floating-Gate Transconductance Amplifiers
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 48, NO. 1, JANUARY 2001 37 Ultra-Low-Voltage Floating-Gate Transconductance Amplifiers Yngvar Berg, Tor S. Lande,
More informationTHE reference spur for a phase-locked loop (PLL) is generated
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 8, AUGUST 2007 653 Spur-Suppression Techniques for Frequency Synthesizers Che-Fu Liang, Student Member, IEEE, Hsin-Hua Chen, and
More informationDESIGN OF LOW-VOLTAGE WIDE TUNING RANGE CMOS MULTIPASS VOLTAGE-CONTROLLED RING OSCILLATOR
DESIGN OF LOW-VOLTAGE WIDE TUNING RANGE CMOS MULTIPASS VOLTAGE-CONTROLLED RING OSCILLATOR by Jie Ren Submitted in partial fulfilment of the requirements for the degree of Master of Applied Science at Dalhousie
More informationDESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS
DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS Aman Chaudhary, Md. Imtiyaz Chowdhary, Rajib Kar Department of Electronics and Communication Engg. National Institute of Technology,
More informationOutline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45
INF440 Noise and Distortion Jørgen Andreas Michaelsen Spring 013 1 / 45 Outline Noise basics Component and system noise Distortion Spring 013 Noise and distortion / 45 Introduction We have already considered
More informationChapter 4: Differential Amplifiers
Chapter 4: Differential Amplifiers 4.1 Single-Ended and Differential Operation 4.2 Basic Differential Pair 4.3 Common-Mode Response 4.4 Differential Pair with MOS Loads 4.5 Gilbert Cell Single-Ended and
More informationDesign of Analog CMOS Integrated Circuits
Design of Analog CMOS Integrated Circuits Behzad Razavi Professor of Electrical Engineering University of California, Los Angeles H Boston Burr Ridge, IL Dubuque, IA Madison, WI New York San Francisco
More informationA Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop
A Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop Seong-Jin An 1 and Young-Shig Choi 2 Department of Electronic Engineering, Pukyong National University
More informationEVALUATION KIT AVAILABLE +3.3V, Low-Jitter Crystal to LVPECL Clock Generator QA_C. 125MHz QA QA. 125MHz MAX3679A QB0 QB MHz QB1 QB
19-4858; Rev 0; 8/09 EVALUATION KIT AVAILABLE +3.3V, Low-Jitter Crystal to LVPECL General Description The is a low-jitter precision clock generator with the integration of three LVPECL and one LVCMOS outputs
More informationCase5:08-cv PSG Document Filed09/17/13 Page1 of 11 EXHIBIT
Case5:08-cv-00877-PSG Document578-15 Filed09/17/13 Page1 of 11 EXHIBIT N ISSCC 2004 Case5:08-cv-00877-PSG / SESSION 26 / OPTICAL AND Document578-15 FAST I/O / 26.10 Filed09/17/13 Page2 of 11 26.10 A PVT
More informationResearch on Self-biased PLL Technique for High Speed SERDES Chips
3rd International Conference on Machinery, Materials and Information Technology Applications (ICMMITA 2015) Research on Self-biased PLL Technique for High Speed SERDES Chips Meidong Lin a, Zhiping Wen
More informationOptimization of Digitally Controlled Oscillator with Low Power
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. I (Nov -Dec. 2015), PP 52-57 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Optimization of Digitally Controlled
More informationHigh-speed Serial Interface
High-speed Serial Interface Lect. 9 Noises 1 Block diagram Where are we today? Serializer Tx Driver Channel Rx Equalizer Sampler Deserializer PLL Clock Recovery Tx Rx 2 Sampling in Rx Interface applications
More informationPROCESS and environment parameter variations in scaled
1078 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 10, OCTOBER 2006 Reversed Temperature-Dependent Propagation Delay Characteristics in Nanometer CMOS Circuits Ranjith Kumar
More informationA Single-Chip 2.4-GHz Direct-Conversion CMOS Receiver for Wireless Local Loop using Multiphase Reduced Frequency Conversion Technique
800 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 5, MAY 2001 A Single-Chip 2.4-GHz Direct-Conversion CMOS Receiver for Wireless Local Loop using Multiphase Reduced Frequency Conversion Technique
More informationDesign of a Low Power Current Steering Digital to Analog Converter in CMOS
Design of a Low Power Current Steering Digital to Analog Converter in CMOS Ranjan Kumar Mahapatro M. Tech, Dept. of ECE Centurion University of Technology & Management Paralakhemundi, India Sandipan Pine
More informationLow-Jitter, Precision Clock Generator with Two Outputs
19-2456; Rev 0; 11/07 E V A L U A T I O N K I T A V A I L A B L E Low-Jitter, Precision Clock Generator Ethernet Networking Equipment General Description The is a low-jitter precision clock generator optimized
More informationA 3-10GHz Ultra-Wideband Pulser
A 3-10GHz Ultra-Wideband Pulser Jan M. Rabaey Simone Gambini Davide Guermandi Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2006-136 http://www.eecs.berkeley.edu/pubs/techrpts/2006/eecs-2006-136.html
More informationNoise Tolerance Dynamic CMOS Logic Design with Current Mirror Circuit
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 77-81 International Research Publication House http://www.irphouse.com Noise Tolerance Dynamic CMOS Logic
More informationLow Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier
RESEARCH ARTICLE OPEN ACCESS Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier Akshay Kumar Kansal 1, Asst Prof. Gayatri Sakya 2 Electronics and Communication Department, 1,2
More informationTuesday, March 29th, 9:15 11:30
Oscillators, Phase Locked Loops Tuesday, March 29th, 9:15 11:30 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 29th of March:
More informationUMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency
UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency Jamie E. Reinhold December 15, 2011 Abstract The design, simulation and layout of a UMAINE ECE Morse code Read Only Memory and transmitter
More informationFully Integrated Low Phase Noise LC VCO. Desired Characteristics of VCOs
Fully Integrated ow Phase Noise C VCO AGENDA Comparison with other types of VCOs. Analysis of two common C VCO topologies. Design procedure for the cross-coupled C VCO. Phase noise reduction techniques.
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More informationEUA2011A. Low EMI, Ultra-Low Distortion, 2.5-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS
Low EMI, Ultra-Low Distortion, 2.5-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION The EUA2011A is a high efficiency, 2.5W mono class-d audio power amplifier. A new developed filterless PWM
More informationFour-Channel Sample-and-Hold Amplifier AD684
a FEATURES Four Matched Sample-and-Hold Amplifiers Independent Inputs, Outputs and Control Pins 500 ns Hold Mode Settling 1 s Maximum Acquisition Time to 0.01% Low Droop Rate: 0.01 V/ s Internal Hold Capacitors
More informationOn Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI
ELEN 689 606 Techniques for Layout Synthesis and Simulation in EDA Project Report On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital
More informationA Robust Oscillator for Embedded System without External Crystal
Appl. Math. Inf. Sci. 9, No. 1L, 73-80 (2015) 73 Applied Mathematics & Information Sciences An International Journal http://dx.doi.org/10.12785/amis/091l09 A Robust Oscillator for Embedded System without
More informationDesign of Low Phase Noise and Wide Tuning Range Voltage Controlled Oscillator for Modern Communication System
RESEARCH ARTICLE OPEN ACCESS Design of Low Phase Noise and Wide Tuning Range Voltage Controlled Oscillator for Modern Communication System Rachita Singh*, Rajat Dixit** *(Department of Electronics and
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationNOWADAYS, multistage amplifiers are growing in demand
1690 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 51, NO. 9, SEPTEMBER 2004 Advances in Active-Feedback Frequency Compensation With Power Optimization and Transient Improvement Hoi
More informationA Switched-Capacitor Band-Pass Biquad Filter Using a Simple Quasi-unity Gain Amplifier
A Switched-Capacitor Band-Pass Biquad Filter Using a Simple Quasi-unity Gain Amplifier Hugo Serra, Nuno Paulino, and João Goes Centre for Technologies and Systems (CTS) UNINOVA Dept. of Electrical Engineering
More informationDAT175: Topics in Electronic System Design
DAT175: Topics in Electronic System Design Analog Readout Circuitry for Hearing Aid in STM90nm 21 February 2010 Remzi Yagiz Mungan v1.10 1. Introduction In this project, the aim is to design an adjustable
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationPART. MAX7401CSA 0 C to +70 C 8 SO MAX7405EPA MAX7401ESA MAX7405CSA MAX7405CPA MAX7405ESA V SUPPLY CLOCK
19-4788; Rev 1; 6/99 8th-Order, Lowpass, Bessel, General Description The / 8th-order, lowpass, Bessel, switched-capacitor filters (SCFs) operate from a single +5 () or +3 () supply. These devices draw
More informationHighly linear common-gate mixer employing intrinsic second and third order distortion cancellation
Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation Mahdi Parvizi a), and Abdolreza Nabavi b) Microelectronics Laboratory, Tarbiat Modares University, Tehran
More informationTHE serial advanced technology attachment (SATA) is becoming
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 11, NOVEMBER 2007 979 A Low-Jitter Spread Spectrum Clock Generator Using FDMP Ding-Shiuan Shen and Shen-Iuan Liu, Senior Member,
More informationCMOS 0.35 µm Low-Dropout Voltage Regulator using Differentiator Technique
CMOS 0.35 µm Low-Dropout Voltage Regulator using Differentiator Technique 1 Shailika Sharma, 2 Himani Mittal, 1.2 Electronics & Communication Department, 1,2 JSS Academy of Technical Education,Gr. Noida,
More informationECEN620: Network Theory Broadband Circuit Design Fall 2012
ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 20: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 2 is on Friday Nov. 9 One double-sided 8.5x11
More informationBLOCK DIAGRAM. Functionality Table 1 details the differences between the parts to assist designers in selecting the optimal part for their design.
FEATURES LVPECL Outputs Optimized for Very Low Phase Noise (-165dBc/Hz) Up to 800MHz Bandwidth Selectable 1, 2 Output Selectable Enable Logic 3.0V to 3.6V Operation RoHS Compliant Pb Free Packages BLOCK
More information