Reliability and Modeling in Harsh Environments for Space Applications

Size: px
Start display at page:

Download "Reliability and Modeling in Harsh Environments for Space Applications"

Transcription

1 MOS AK Reliability and Modeling in Harsh Environments for Space Applications Farzan Jazaeri Christian Enz Integrated Circuits Laboratory (ICLAB), Ecole Polytechnique Fédérale de Lausanne (EPFL)

2 Outline Harsh Environments Radiation Effects on Electronics Physics-based modeling and characterization Ionizing and Non-ionizing Radiations Radiation Environment Close to Earth Radiation Effects on MOSFETs Low Temperature (Cryogenic) Electronics Physics-based modeling and characterization Compact models

3 Outline Harsh Environments Radiation Effects on Electronics Physics-based modeling and characterization Ionizing and Non-ionizing Radiations Radiation Environment Close to Earth Radiation Effects on MOSFETs Low Temperature (Cryogenic) Electronics Physics-based modeling and characterization Compact models

4 Extreme Harsh Environments [1] Radiative stresses Cosmic rays and Van Allen belts Temperature Mechanical stresses Vibration, Shock, and pressure Chemical Saltwater, Moisture, Noxious gases Khanna, Vinod Kumar, Operating electronics beyond conventional limits, IOP Publishing, Colliding Galaxies Active Galactic ATLAS event Supernova CMS event Images: NASA

5 Extreme Harsh Environments [2] +470 º C krad TID ~7 krad 0 º C 50 º C LEO: 1-3 yrs ( cycles) TID krad Lifetime: ~1 hr (on surface) Earth Orbiter GEO: yrs ( cycles) Venus TID ~7 Mrad +25 º C 125 º C Lifetime: min/hrs (on surface) Mars Rover (Images: NASA) 5 krad /yr Lifetime: 90 days Europa 145 º C

6 Outline Harsh Environment Radiation Effects on Electronics Physics-based modeling and characterization Ionizing and Non-ionizing Radiations Radiation Environment Close to Earth Radiation Effects on MOSFETs Low Temperature (Cryogenic) Electronics Physics-based modeling and characterization Compact models

7 Non-ionizing and Ionizing Radiations Non-ionizing is electromagnetic radiation that does not carry enough energy per quantum (photon energy) to ionize atoms or molecules. Ionizing radiation is radiation that carries enough energy to liberate electrons from atoms or molecules made up of energetic subatomic particles, ions or atoms moving at high speeds, and electromagnetic waves.

8 Radiation Effects on MOSFETs Radiation Effects: Total Ionizing Dose (TID) long term failure time dependent, Single Event Effects (SEE) an instantaneous failure, described by a mean time, Soft and hard errors Can partially mitigate with shielding Image for ATLAS from CERN: Higher level of total ionizing dose (1 Grad for the innermost components) 1Grad=1e7Gy=1e7 J/kg

9 Total Ionizing radiation effects on MOSFETs Source G Gate Source STI Substrate (p-type) Drain Drain Drain Current (Log) Pre-irradiation Gate Voltage Effects of Q ot and Q it in all oxides S G D Mobility Degradation Subthreshold Swing Degradation Shift in threshold Voltage Leakage Current Farzan Jazaeri et al., Charge-Based Modeling of Radiation Damage in Symmetric Double-Gate MOSFETs, IEEE Journal of the Electron Devices Society, 2018

10 Total Ionizing radiation effects on MOSFETs G Source Gate + Drain Source Drain STI Substrate (p-type) + Drain Current (Log) Pre-irradiation Gate Voltage Effects of Q ot and Q it in all oxides S G D Mobility Degradation Subthreshold Swing Degradation Shift in threshold Voltage Leakage Current Farzan Jazaeri et al., Charge-Based Modeling of Radiation Damage in Symmetric Double-Gate MOSFETs, IEEE Journal of the Electron Devices Society, 2018

11 Total Ionizing radiation effects on MOSFETs G Source Gate + Drain Source Drain STI Substrate (p-type) + Drain Current (Log) Pre-irradiation Gate Voltage Effects of Q ot and Q it in all oxides S G D Mobility Degradation Subthreshold Swing Degradation Shift in threshold Voltage Leakage Current Farzan Jazaeri et al., Charge-Based Modeling of Radiation Damage in Symmetric Double-Gate MOSFETs, IEEE Journal of the Electron Devices Society, 2018

12 onizing radiation effects on 28nm MOSFETs C.-M. Zhang Farzan Jazaeri et al., "Characterization of GigaRad Total Ionizing Dose and Annealing Effects on 28-nm Bulk MOSFETs," IEEE TNS, 2017.

13 Ionizing radiation effects on 28nm MOSFETs V GS =0 V Test chip under probes Bias for irra.: V gs =V ds =1.2V C.-M. Zhang, Farzan Jazaeri et al., "Impact of GigaRad Ionizing Dose on 28 nm Bulk MOSFETs for Future HL-LHC," in th European Solid-State Device Research Conference (ESSDERC), 2016.

14 Ionizing radiation effects on FinFETs Analytical model (lines) and TCAD simulations (markers) Farzan Jazaeri et al., Charge-Based Modeling of Radiation Damage in Symmetric Double-Gate MOSFETs, IEEE Journal of the Electron Devices Society, 2018

15 Ionizing radiation effects on FinFETs Uniform distribution of interface trap density (lines) and TCAD simulations (markers) Farzan Jazaeri et al., Charge-Based Modeling of Radiation Damage in Symmetric Double-Gate MOSFETs, IEEE Journal of the Electron Devices Society, 2018

16 Outline Harsh Environments Radiation Effects on Electronics Physics-based modeling and characterization Ionizing and Non-ionizing Radiations Radiation Environment Close to Earth Radiation Effects on MOSFETs Low Temperature (Cryogenic) Electronics Physics-based modeling and characterization Compact models

17 Introduction Cryogenic MOS transistor models are essential to assess speed-power-noise trade-offs during design of cryogenic qubit control circuits. Cryo-characterization Physics-based Cryo-MOS model Compact models (EKV, BSIM6, UTSOI) Quantify cryogenic impact on circuit design Figuresof-Merit Cryo?

18 28 nm Bulk CMOS Characterization Measured devices and Sample chip Type W/L T [K] nmos 3 μm / 1 μm 4.2, 300 pmos 3 μm / 1 μm 4.2, 77, 300 nmos 1 μm / 90 nm 4.2, 77, 300 nmos 3 μm / 28 nm 4.2, 300 nmos 300 nm / 28 nm 4.2, 77, 300 Measured devices (28 nm Bulk CMOS Process) Sample chip Arnout Beckers, Farzan Jazaeri, Christian Enz, Cryogenic Characterization of 28 nm Bulk CMOS Technology for Quantum Computing, ESSDERC2017.

19 28 nm Bulk CMOS Characterization Transfer characteristics Arnout Beckers, Farzan Jazaeri, Christian Enz, Cryogenic Characterization of 28 nm Bulk CMOS Technology for Quantum Computing, ESSDERC2017.

20 28 nm Bulk CMOS Characterization Transfer characteristics Arnout Beckers, Farzan Jazaeri, Christian Enz, Cryogenic Characterization of 28 nm Bulk CMOS Technology for Quantum Computing, ESSDERC2017.

21 28 nm Bulk CMOS Characterization Transfer characteristics Arnout Beckers, Farzan Jazaeri, Christian Enz, Cryogenic Characterization of 28 nm Bulk CMOS Technology for Quantum Computing, ESSDERC2017.

22 Parameter Extraction: Subthreshold Swing SS (mv/dec) = KT/q ln(10) n n = (1 + C d / C ox )

23 Parameter Extraction: Subthreshold Swing SS (mv/dec) = KT/q ln(10) n n = (1 + C d / C ox ) Subthreshold swing o ΔSS long ~ 10 mv/dec at 4.2 K and 300 K

24 Parameter Extraction: Subthreshold Swing SS (mv/dec) = KT/q ln(10) n n = (1 + C d / C ox ) Subthreshold swing o ΔSS long ~ 10 mv/dec at 4.2 K and 300 K

25 Parameter Extraction: Subthreshold Swing o o Subthreshold swing ΔSS long ~ 10 mv/dec at 4.2 K and 300 K ΔSS short ~ 30 mv/dec at 4.2 K and 300 K o Short channel effects (~ 20 mv/dec) T- independent

26 Cryogenic Physics-based Modeling Important phenomena 100 mk 77 K Fermi Dirac and Boltzmann statistics (T) Intrinsic carrier concentration n i (T) Band gap widening, E g (T) Velocity saturation, Δφms, Thermal voltage (T) A.Beckers, F. Jazaeri and C. Enz, "Cryogenic MOS Transistor Model," in IEEE Transactions on Electron Devices, Farzan Jazaeri and Jean-Michel Sallese, Modeling Nanowire and Double-Gate Junctionless Field-Effect Transistors, Cambridge University Press, April Incomplete ionization, N A (T) Hot-carrier effects Decreased phonon scattering Dominant impurity / surface roughness scattering Quantum confinement Interface charge trapping, D it will affect the Subthreshold swing On-state current, leakage current Threshold voltage Mobility

27 Physics-based Modeling: Model Overview Interface charge traps Reduced phonon scattering Mobility reduction f(v G ) BCs: Continuity of dielectric displacement vectors Bulk charge neutrality Incomplete ionization Mobile charge: 2 Ψ= ρ/ ε Si Current (linear regime): Maxwell-Boltzmann validity??

28 Physics-based Modeling Model

29 Compact Modeling: BSIM6 BSIM6 Model Card Extraction at 4.2 K

30 Compact Modeling: Simplified EKV 1. Long-channel model validated on 28-nm process at 4.2 K 2. Simple expressions 3. Few parameters 4. capture physical effects 5. Fitting parameters Arnout Beckers, et al, Cryogenic Characterization of 28 nm Bulk CMOS Technology for Quantum Computing, ESSDERC2017.

31 Compact Modeling: Simplified EKV 1. Short-channel model validated on 28-nm process at 4.2 K 2. Simple expressions 3. Few parameters 4. capture physical effects 5. Fitting parameters Arnout Beckers, et al, Cryogenic Characterization of 28 nm Bulk CMOS Technology for Quantum Computing, ESSDERC2017.

32 Thank you for your attention!

33 References 1. Farzan Jazaeri and Jean-Michel Sallese, Modeling Nanowire and Double-Gate Junctionless Field- Effect Transistors, Cambridge University Press, April A. Beckers, F. Jazaeri, et al. " Characterization and Modeling of 28-nm FDSOI CMOS Technology down to Cryogenic Temperatures," Solid state electronics, A. Beckers, F. Jazaeri and C. Enz, "Cryogenic MOS Transistor Model," in IEEE Transactions on Electron Devices, A. Beckers, F. Jazaeri, A. Ruffino, C. Bruschini, A. Baschirotto and C. Enz, "Cryogenic characterization of 28 nm bulk CMOS technology for quantum computing," th European Solid-State Device Research Conference (ESSDERC), Leuven, 2017, pp A. Beckers, F. Jazaeri and C. Enz, "Characterization and Modeling of 28 nm Bulk CMOS Technology down to 4.2 K," in IEEE Journal of the Electron Devices Society. 6. A. Beckers, F. Jazaeri, H. Bohuslavskyi, L. Hutin, S. De Franceschi and C. Enz, "Design-oriented modeling of 28 nm FDSOI CMOS technology down to 4.2 K for quantum computing," 2018 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS), Granada, 2018, pp F. Jazaeri, C.-M. Zhang, A. Pezzotta, and C. Enz, Charge-Based Modeling of Radiation Damage in Symmetric Double-Gate MOSFETs, IEEE Journal of the Electron Devices Society, C.-M. Zhang, F. Jazaeri, et al., Characterization of GigaRad Total Ionizing Dose and Annealing Effects on 28-nm Bulk MOSFETs, IEEE Transactions on Nuclear Science, 2017.

34 References 1. C.-M. Zhang, F. Jazaeri et al., Characterization and Modeling of GigaRad-TID-Induced Drain Leakage Current in a 28-nm Bulk CMOS Technology, accepted in 2018 IEEE Nuclear and Space Radiation Effects Conference (NSREC), C.-M. Zhang, F. Jazaeri, et al., Total ionizing dose effects on analog performance of 28 nm bulk MOSFETs, in th European Solid-State Device Research Conference (ESSDERC), C.-M. Zhang, F. Jazaeri, et al., GigaRad total ionizing dose and post-irradiation effects on 28 nm bulk MOSFETs, in 2016 IEEE Nuclear Science Symposium (NSS), A. Pezzotta, C.-M. Zhang, F. Jazaeri, C. Bruschini, G. Borghello, F. Faccio, S. Mattiazzo, A. Baschirotto, C. Enz, Impact of GigaRad Ionizing Dose on 28 nm bulk MOSFETs for future HL- LHC, in th European Solid-State Device Research Conference (ESSDERC), Khanna, Vinod Kumar, Operating electronics beyond conventional limits, IOP Publishing, 2017.

35 High Temperature Electronics Sources of ionizing radiation in interplanetary space Solar Orbiter Khanna, Vinod Kumar, Operating electronics beyond conventional limits, IOP Publishing, Image: NASA

36 Impact on Analog Figures-of-Merit: G m /I D W 2 kt Ispec = IspecW with IspecW= 2n µ Cox UT and UT = L q 1. Simple model of current efficiency at 4.2 K validated on a 28-nm process 2. The G m I D -characteristic is the basis for additional analog metrics (noise, gain, linearity, ), as well as transistor sizing and biasing.

37 Compact Modeling: BSIM6 Cryo?

38 Compact Modeling: BSIM6 Cryo? 28 nm, 4.2 K BSIM6 BSIM6 s temperature scaling cannot catch SS at 4.2 K for 28 nm. For long channel T-scaling works.

39 Radiation Environment Close to Earth Van Allen belts: Particles trapped in the Van Allen belts i.e. energetic charged particles, most of which originate from the solar wind (protons, electrons, and heavy ions). Cosmic rays: Galactic cosmic ray particles and particles from solar events (mass ejections and solar flares). Phoenix Mars Lander Images Credit: NASA Solar Orbiter

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 Dummy Gate-Assisted n-mosfet Layout for a Radiation-Tolerant Integrated Circuit Min Su Lee and Hee Chul Lee Abstract A dummy gate-assisted

More information

Session 10: Solid State Physics MOSFET

Session 10: Solid State Physics MOSFET Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)

More information

Sub-Threshold Region Behavior of Long Channel MOSFET

Sub-Threshold Region Behavior of Long Channel MOSFET Sub-threshold Region - So far, we have discussed the MOSFET behavior in linear region and saturation region - Sub-threshold region is refer to region where Vt is less than Vt - Sub-threshold region reflects

More information

Channel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation

Channel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation Australian Journal of Basic and Applied Sciences, 2(3): 406-411, 2008 ISSN 1991-8178 Channel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation 1 2 3 R. Muanghlua, N. Vittayakorn and A.

More information

NEW INSIGHTS INTO THE TOTAL DOSE RESPONSE OF FULLY- DEPLETED PLANAR AND FINFET SOI TRANSISTORS

NEW INSIGHTS INTO THE TOTAL DOSE RESPONSE OF FULLY- DEPLETED PLANAR AND FINFET SOI TRANSISTORS NEW INSIGHTS INTO THE TOTAL DOSE RESPONSE OF FULLY- DEPLETED PLANAR AND FINFET SOI TRANSISTORS By Farah El Mamouni Thesis Submitted to the Faculty of the Graduate school of Vanderbilt University in partial

More information

EVALUATION OF RADIATION HARDNESS DESIGN TECHNIQUES TO IMPROVE RADIATION TOLERANCE FOR CMOS IMAGE SENSORS DEDICATED TO SPACE APPLICATIONS

EVALUATION OF RADIATION HARDNESS DESIGN TECHNIQUES TO IMPROVE RADIATION TOLERANCE FOR CMOS IMAGE SENSORS DEDICATED TO SPACE APPLICATIONS EVALUATION OF RADIATION HARDNESS DESIGN TECHNIQUES TO IMPROVE RADIATION TOLERANCE FOR CMOS IMAGE SENSORS DEDICATED TO SPACE APPLICATIONS P. MARTIN-GONTHIER, F. CORBIERE, N. HUGER, M. ESTRIBEAU, C. ENGEL,

More information

Southern Methodist University Dallas, TX, Department of Physics. Southern Methodist University Dallas, TX, 75275

Southern Methodist University Dallas, TX, Department of Physics. Southern Methodist University Dallas, TX, 75275 Total Ionization Dose Effect Studies of a 0.25 µm Silicon-On-Sapphire CMOS Technology Tiankuan Liu 2, Ping Gui 1, Wickham Chen 1, Jingbo Ye 2, Cheng-AnYang 2, Junheng Zhang 1, Peiqing Zhu 1, Annie C. Xiang

More information

ECE 440 Lecture 39 : MOSFET-II

ECE 440 Lecture 39 : MOSFET-II ECE 440 Lecture 39 : MOSFETII Class Outline: MOSFET Qualitative Effective Mobility MOSFET Quantitative Things you should know when you leave Key Questions How does a MOSFET work? Why does the channel mobility

More information

Tunneling Field Effect Transistors for Low Power ULSI

Tunneling Field Effect Transistors for Low Power ULSI Tunneling Field Effect Transistors for Low Power ULSI Byung-Gook Park Inter-university Semiconductor Research Center and School of Electrical and Computer Engineering Seoul National University Outline

More information

FUNDAMENTALS OF MODERN VLSI DEVICES

FUNDAMENTALS OF MODERN VLSI DEVICES 19-13- FUNDAMENTALS OF MODERN VLSI DEVICES YUAN TAUR TAK H. MING CAMBRIDGE UNIVERSITY PRESS Physical Constants and Unit Conversions List of Symbols Preface page xi xiii xxi 1 INTRODUCTION I 1.1 Evolution

More information

Role of the Gate in Ballistic Nanowire SOI MOSFETs

Role of the Gate in Ballistic Nanowire SOI MOSFETs EUROSOI January 014 Role of the Gate in Ballistic Nanowire SOI MOSFETs A. Mangla 1, J.-M. Sallese 1, C. Sampedro, F. Gamiz, C. Enz 1 1 École Polytechnique Fédérale de Lausanne (EPFL), Switzerland Universidad

More information

Gate-Length and Drain-Bias Dependence of Band-To-Band Tunneling (BTB) Induced Drain Leakage in Irradiated Fully Depleted SOI Devices

Gate-Length and Drain-Bias Dependence of Band-To-Band Tunneling (BTB) Induced Drain Leakage in Irradiated Fully Depleted SOI Devices Gate-Length and Drain-Bias Dependence of Band-To-Band Tunneling (BTB) Induced Drain Leakage in Irradiated Fully Depleted SOI Devices F. E. Mamouni, S. K. Dixit, M. L. McLain, R. D. Schrimpf, H. J. Barnaby,

More information

Department of Electrical Engineering IIT Madras

Department of Electrical Engineering IIT Madras Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or

More information

Comparative Study of Silicon and Germanium Doping-less Tunnel Field Effect Transistors

Comparative Study of Silicon and Germanium Doping-less Tunnel Field Effect Transistors IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 5 November 2015 ISSN (online): 2349-784X Comparative Study of Silicon and Germanium Doping-less Tunnel Field Effect Transistors

More information

PHYSICS OF SEMICONDUCTOR DEVICES

PHYSICS OF SEMICONDUCTOR DEVICES PHYSICS OF SEMICONDUCTOR DEVICES PHYSICS OF SEMICONDUCTOR DEVICES by J. P. Colinge Department of Electrical and Computer Engineering University of California, Davis C. A. Colinge Department of Electrical

More information

CHAPTER 2 LITERATURE REVIEW

CHAPTER 2 LITERATURE REVIEW CHAPTER 2 LITERATURE REVIEW 2.1 Introduction of MOSFET The structure of the MOS field-effect transistor (MOSFET) has two regions of doping opposite that of the substrate, one at each edge of the MOS structure

More information

Drive performance of an asymmetric MOSFET structure: the peak device

Drive performance of an asymmetric MOSFET structure: the peak device MEJ 499 Microelectronics Journal Microelectronics Journal 30 (1999) 229 233 Drive performance of an asymmetric MOSFET structure: the peak device M. Stockinger a, *, A. Wild b, S. Selberherr c a Institute

More information

SEVERAL III-V materials, due to their high electron

SEVERAL III-V materials, due to their high electron IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 64, NO. 1, JANUARY 2017 239 Gate Bias and Geometry Dependence of Total-Ionizing-Dose Effects in InGaAs Quantum-Well MOSFETs Kai Ni, Student Member, IEEE, En Xia

More information

Inductor based switching DC-DC converter for low voltage power distribution in SLHC

Inductor based switching DC-DC converter for low voltage power distribution in SLHC Inductor based switching DC-DC converter for low voltage power distribution in SLHC S. Michelis a,b, F. Faccio a, A. Marchioro a, M. Kayal b, a CERN, 1211 Geneva 23, Switzerland b EPFL, 115 Lausanne, Switzerland

More information

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor

More information

NAME: Last First Signature

NAME: Last First Signature UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT

More information

Lecture 4. MOS transistor theory

Lecture 4. MOS transistor theory Lecture 4 MOS transistor theory 1.7 Introduction: A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage

More information

1-Grad total dose evaluation of 65 nm CMOS technology for the HL-LHC upgrades

1-Grad total dose evaluation of 65 nm CMOS technology for the HL-LHC upgrades Journal of Instrumentation OPEN ACCESS 1-Grad total dose evaluation of 65 nm CMOS technology for the HL-LHC upgrades To cite this article: M. Menouni et al View the article online for updates and enhancements.

More information

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010 Low Power CMOS Inverter design at different Technologies Vijay Kumar Sharma 1, Surender Soni 2 1 Department of Electronics & Communication, College of Engineering, Teerthanker Mahaveer University, Moradabad

More information

Advanced PDK and Technologies accessible through ASCENT

Advanced PDK and Technologies accessible through ASCENT Advanced PDK and Technologies accessible through ASCENT MOS-AK Dresden, Sept. 3, 2018 L. Perniola*, O. Rozeau*, O. Faynot*, T. Poiroux*, P. Roseingrave^ olivier.faynot@cea.fr *Cea-Leti, Grenoble France;

More information

MOSFET & IC Basics - GATE Problems (Part - I)

MOSFET & IC Basics - GATE Problems (Part - I) MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]

More information

ANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET

ANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET ANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET Shailly Garg 1, Prashant Mani Yadav 2 1 Student, SRM University 2 Assistant Professor, Department of Electronics and Communication,

More information

Semiconductor Process Reliability SVTW 2012 Esko Mikkola, Ph.D. & Andrew Levy

Semiconductor Process Reliability SVTW 2012 Esko Mikkola, Ph.D. & Andrew Levy Semiconductor Process Reliability SVTW 2012 Esko Mikkola, Ph.D. & Andrew Levy 1 IC Failure Modes Affecting Reliability Via/metallization failure mechanisms Electro migration Stress migration Transistor

More information

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline: Metal-Semiconductor Junctions MOSFET Basic Operation MOS Capacitor Things you should know when you leave Key Questions What is the

More information

The RADFET: TRANSDUCERS RESEARCH Transducers Group

The RADFET:   TRANSDUCERS RESEARCH Transducers Group Page 1 of 5 TRANSDUCERS RESEARCH Transducers Group Introduction Research Teams Analog and Sensor Interface BioAnalytical Microsystems Chemical Microanalytics e-learning Instrumentation and software development,

More information

Threshold Voltage and Drain Current Investigation of Power MOSFET ZVN3320FTA by 2D Simulations

Threshold Voltage and Drain Current Investigation of Power MOSFET ZVN3320FTA by 2D Simulations Threshold Voltage and Drain Current Investigation of Power MOSFET ZVN3320FTA by 2D Simulations Ramani Kannan, Hesham Khalid Department of Electrical and Electronic Engineering Universiti Teknologi PETRONAS,

More information

Cosmic Rays induced Single Event Effects in Power Semiconductor Devices

Cosmic Rays induced Single Event Effects in Power Semiconductor Devices Cosmic Rays induced Single Event Effects in Power Semiconductor Devices Giovanni Busatto University of Cassino ITALY Outline Introduction Cosmic rays in Space Cosmic rays at Sea Level Radiation Effects

More information

Why Scaling? CPU speed Chip size R, C CPU can increase speed by reducing occupying area.

Why Scaling? CPU speed Chip size R, C CPU can increase speed by reducing occupying area. Why Scaling? Higher density : Integration of more transistors onto a smaller chip : reducing the occupying area and production cost Higher Performance : Higher current drive : smaller metal to metal capacitance

More information

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34 CONTENTS Preface x Prologue Semiconductors and the Integrated Circuit xvii PART I Semiconductor Material Properties CHAPTER 1 The Crystal Structure of Solids 1 1.0 Preview 1 1.1 Semiconductor Materials

More information

Higher School of Economics, Moscow, Russia. Zelenograd, Moscow, Russia

Higher School of Economics, Moscow, Russia. Zelenograd, Moscow, Russia Advanced Materials Research Online: 2013-07-31 ISSN: 1662-8985, Vols. 718-720, pp 750-755 doi:10.4028/www.scientific.net/amr.718-720.750 2013 Trans Tech Publications, Switzerland Hardware-Software Subsystem

More information

Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018

Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law

More information

Electronic Radiation Hardening - Technology Demonstration Activities (TDAs)

Electronic Radiation Hardening - Technology Demonstration Activities (TDAs) Electronic Radiation Hardening - Technology Demonstration Activities (TDAs) Véronique Ferlet-Cavrois ESA/ESTEC Acknowledgements to Ali Mohammadzadeh, Christian Poivey, Marc Poizat, Fredrick Sturesson ESA/ESTEC,

More information

Application of CMOS sensors in radiation detection

Application of CMOS sensors in radiation detection Application of CMOS sensors in radiation detection S. Ashrafi Physics Faculty University of Tabriz 1 CMOS is a technology for making low power integrated circuits. CMOS Complementary Metal Oxide Semiconductor

More information

SCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET)

SCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET) SCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET) Zul Atfyi Fauzan M. N., Ismail Saad and Razali Ismail Faculty of Electrical Engineering, Universiti

More information

Nanoscale MOSFET Modeling for the Design of Low-power Analog and RF Circuits Part I

Nanoscale MOSFET Modeling for the Design of Low-power Analog and RF Circuits Part I Nanoscale MOSFET Modeling for the Design of Low-power Analog and RF Circuits Part I Invited Paper Christian Enz, Francesco Chicco, Alessandro Pezzotta LAB, EPFL, Neuchâtel, Switzerland christian.enz@epfl.ch

More information

MOSFET Parasitic Elements

MOSFET Parasitic Elements MOSFET Parasitic Elements Three MITs of the ay Components of the source resistance and their influence on g m and R d Gate-induced drain leakage (GIL) and its effect on lowest possible leakage current

More information

arxiv: v2 [physics.ins-det] 14 Jul 2015

arxiv: v2 [physics.ins-det] 14 Jul 2015 April 11, 2018 Compensation of radiation damages for SOI pixel detector via tunneling arxiv:1507.02797v2 [physics.ins-det] 14 Jul 2015 Miho Yamada 1, Yasuo Arai and Ikuo Kurachi Institute of Particle and

More information

Defect-Oriented Degradations in Recent VLSIs: Random Telegraph Noise, Bias Temperature Instability and Total Ionizing Dose

Defect-Oriented Degradations in Recent VLSIs: Random Telegraph Noise, Bias Temperature Instability and Total Ionizing Dose Defect-Oriented Degradations in Recent VLSIs: Random Telegraph Noise, Bias Temperature Instability and Total Ionizing Dose Kazutoshi Kobayashi Kyoto Institute of Technology Kyoto, Japan kazutoshi.kobayashi@kit.ac.jp

More information

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model Week 9a OUTLINE MOSFET I vs. V GS characteristic Circuit models for the MOSFET resistive switch model small-signal model Reading Rabaey et al.: Chapter 3.3.2 Hambley: Chapter 12 (through 12.5); Section

More information

Reliability of deep submicron MOSFETs

Reliability of deep submicron MOSFETs Invited paper Reliability of deep submicron MOSFETs Francis Balestra Abstract In this work, a review of the reliability of n- and p-channel Si and SOI MOSFETs as a function of gate length and temperature

More information

Semiconductor Physics and Devices

Semiconductor Physics and Devices Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because

More information

A new Vertical JFET Technology for Harsh Radiation Applications

A new Vertical JFET Technology for Harsh Radiation Applications A New Vertical JFET Technology for Harsh Radiation Applications ISPS 2016 1 A new Vertical JFET Technology for Harsh Radiation Applications A Rad-Hard switch for the ATLAS Inner Tracker P. Fernández-Martínez,

More information

EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET

EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET A.S.M. Bakibillah Nazibur Rahman Dept. of Electrical & Electronic Engineering, American International University Bangladesh

More information

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH) EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 7-1 Simplest Model of MOSFET (from EE16B) 7-2 CMOS Inverter 7-3 CMOS NAND

More information

Radiation hardness improvement of FD-SOI MOSFETs for X-ray detector application

Radiation hardness improvement of FD-SOI MOSFETs for X-ray detector application Radiation hardness improvement of FD-SOI MOSFETs for X-ray detector application Ikuo Kurachi 1, Kazuo Kobayashi 2, Marie Mochizuki 3, Masao Okihara 3, Hiroki Kasai 4, Takaki Hatsui 2, Kazuo Hara 5, Toshinobu

More information

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known

More information

problem grade total

problem grade total Fall 2005 6.012 Microelectronic Devices and Circuits Prof. J. A. del Alamo Name: Recitation: November 16, 2005 Quiz #2 problem grade 1 2 3 4 total General guidelines (please read carefully before starting):

More information

Supporting Information

Supporting Information Supporting Information Fabrication and Transfer of Flexible Few-Layers MoS 2 Thin Film Transistors to any arbitrary substrate Giovanni A. Salvatore 1, *, Niko Münzenrieder 1, Clément Barraud 2, Luisa Petti

More information

MOS Capacitance and Introduction to MOSFETs

MOS Capacitance and Introduction to MOSFETs ECE-305: Fall 2016 MOS Capacitance and Introduction to MOSFETs Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu 11/4/2016 Pierret,

More information

MOSFET short channel effects

MOSFET short channel effects MOSFET short channel effects overview Five different short channel effects can be distinguished: velocity saturation drain induced barrier lowering (DIBL) impact ionization surface scattering hot electrons

More information

PROCESS and environment parameter variations in scaled

PROCESS and environment parameter variations in scaled 1078 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 10, OCTOBER 2006 Reversed Temperature-Dependent Propagation Delay Characteristics in Nanometer CMOS Circuits Ranjith Kumar

More information

An Analytical model of the Bulk-DTMOS transistor

An Analytical model of the Bulk-DTMOS transistor Journal of Electron Devices, Vol. 8, 2010, pp. 329-338 JED [ISSN: 1682-3427 ] Journal of Electron Devices www.jeldev.org An Analytical model of the Bulk-DTMOS transistor Vandana Niranjan Indira Gandhi

More information

6.012 Microelectronic Devices and Circuits

6.012 Microelectronic Devices and Circuits Page 1 of 13 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Microelectronic Devices and Circuits Final Eam Closed Book: Formula sheet provided;

More information

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs)

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs) Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs) Device Structure N-Channel MOSFET Providing electrons Pulling electrons (makes current flow) + + + Apply positive voltage to gate: Drives away

More information

Low Power Radiation Tolerant CMOS Design using Commercial Fabrication Processes

Low Power Radiation Tolerant CMOS Design using Commercial Fabrication Processes Low Power Radiation Tolerant CMOS Design using Commercial Fabrication Processes Amir Hasanbegovic (amirh@ifi.uio.no) Nanoelectronics Group, Dept. of Informatics, University of Oslo November 5, 2010 Overview

More information

Introduction to the Long Channel MOSFET. Dr. Lynn Fuller

Introduction to the Long Channel MOSFET. Dr. Lynn Fuller ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Introduction to the Long Channel MOSFET Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee Electrical and 82 Lomb Memorial Drive Rochester,

More information

A new strips tracker for the upgraded ATLAS ITk detector

A new strips tracker for the upgraded ATLAS ITk detector A new strips tracker for the upgraded ATLAS ITk detector, on behalf of the ATLAS Collaboration : 11th International Conference on Position Sensitive Detectors 3-7 The Open University, Milton Keynes, UK.

More information

Performance Evaluation of MISISFET- TCAD Simulation

Performance Evaluation of MISISFET- TCAD Simulation Performance Evaluation of MISISFET- TCAD Simulation Tarun Chaudhary Gargi Khanna Rajeevan Chandel ABSTRACT A novel device n-misisfet with a dielectric stack instead of the single insulator of n-mosfet

More information

Characterization of Variable Gate Oxide Thickness MOSFET with Non-Uniform Oxide Thicknesses for Sub-Threshold Leakage Current Reduction

Characterization of Variable Gate Oxide Thickness MOSFET with Non-Uniform Oxide Thicknesses for Sub-Threshold Leakage Current Reduction 2012 International Conference on Solid-State and Integrated Circuit (ICSIC 2012) IPCSIT vol. 32 (2012) (2012) IACSIT Press, Singapore Characterization of Variable Gate Oxide Thickness MOSFET with Non-Uniform

More information

Design of 45 nm Fully Depleted Double Gate SOI MOSFET

Design of 45 nm Fully Depleted Double Gate SOI MOSFET Design of 45 nm Fully Depleted Double Gate SOI MOSFET 1. Mini Bhartia, 2. Shrutika. Satyanarayana, 3. Arun Kumar Chatterjee 1,2,3. Thapar University, Patiala Abstract Advanced MOSFETS such as Fully Depleted

More information

Design cycle for MEMS

Design cycle for MEMS Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor

More information

CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE

CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE 49 CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE 3.1 INTRODUCTION A qualitative notion of threshold voltage V th is the gate-source voltage at which an inversion channel forms, which

More information

97.398*, Physical Electronics, Lecture 21. MOSFET Operation

97.398*, Physical Electronics, Lecture 21. MOSFET Operation 97.398*, Physical Electronics, Lecture 21 MOSFET Operation Lecture Outline Last lecture examined the MOSFET structure and required processing steps Now move on to basic MOSFET operation, some of which

More information

Short Course Program

Short Course Program Short Course Program TECHNIQUES FOR SEE MODELING AND MITIGATION OREGON CONVENTION CENTER OREGON BALLROOM 201-202 MONDAY, JULY 11 8:00 AM 8:10 AM 9:40 AM 10:10 AM 11:40 AM 1:20 PM 2:50 PM 3:20 PM 4:50 PM

More information

Radiation hardened CMOS Image Sensors Development

Radiation hardened CMOS Image Sensors Development Radiation hardened CMOS Image Sensors Development Vincent Goiffon, ISAE-SUPAERO, Université de Toulouse, France CERN Radiation Working Group meeting 2017, April 13th Outline ISAE-SUPAERO Image Sensor Research

More information

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

Lecture-45. MOS Field-Effect-Transistors Threshold voltage Lecture-45 MOS Field-Effect-Transistors 7.4. Threshold voltage In this section we summarize the calculation of the threshold voltage and discuss the dependence of the threshold voltage on the bias applied

More information

TECHNICAL DATA. benefits

TECHNICAL DATA. benefits benefits > Instant & direct, non-destructive reading of radiation dose > Zero or very low power consumption > Large dynamic range > Smallest active volume of all dosimeters > Easily integrated into an

More information

Alternatives to standard MOSFETs. What problems are we really trying to solve?

Alternatives to standard MOSFETs. What problems are we really trying to solve? Alternatives to standard MOSFETs A number of alternative FET schemes have been proposed, with an eye toward scaling up to the 10 nm node. Modifications to the standard MOSFET include: Silicon-in-insulator

More information

Solid State Device Fundamentals

Solid State Device Fundamentals Solid State Device Fundamentals 4.4. Field Effect Transistor (MOSFET) ENS 463 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 4N101b 1 Field-effect transistor (FET)

More information

Analog performance of advanced CMOS and EKV3 model

Analog performance of advanced CMOS and EKV3 model NanoTera Workshop on Next-Generation MOSFET Compact Models EPFL, December 15-16, 2011 Analog performance of advanced CMOS and EKV3 model Matthias Bucher Assistant Professor Technical University of Crete

More information

Record I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs

Record I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs Record I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs Sanghoon Lee 1*, V. Chobpattana 2,C.-Y. Huang 1, B. J. Thibeault 1, W. Mitchell 1, S. Stemmer

More information

EE70 - Intro. Electronics

EE70 - Intro. Electronics EE70 - Intro. Electronics Course website: ~/classes/ee70/fall05 Today s class agenda (November 28, 2005) review Serial/parallel resonant circuits Diode Field Effect Transistor (FET) f 0 = Qs = Qs = 1 2π

More information

Performance Analysis of 20 nm Pentagonal and Trapezoidal NanoWire Transistor with Si and Ge Channel

Performance Analysis of 20 nm Pentagonal and Trapezoidal NanoWire Transistor with Si and Ge Channel Performance Analysis of 20 nm Pentagonal and Trapezoidal NanoWire Transistor with Si and Ge Channel SANDEEP SINGH GILL 1, JAIDEV KAUSHIK 2, NAVNEET KAUR 3 Department of Electronics and Communication Engineering

More information

Sub-threshold Leakage Current Reduction Using Variable Gate Oxide Thickness (VGOT) MOSFET

Sub-threshold Leakage Current Reduction Using Variable Gate Oxide Thickness (VGOT) MOSFET Microelectronics and Solid State Electronics 2013, 2(2): 24-28 DOI: 10.5923/j.msse.20130202.02 Sub-threshold Leakage Current Reduction Using Variable Gate Oxide Thickness (VGOT) MOSFET Keerti Kumar. K

More information

Optimization of Threshold Voltage for 65nm PMOS Transistor using Silvaco TCAD Tools

Optimization of Threshold Voltage for 65nm PMOS Transistor using Silvaco TCAD Tools IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 6, Issue 1 (May. - Jun. 2013), PP 62-67 Optimization of Threshold Voltage for 65nm PMOS Transistor

More information

a leap ahead in analog

a leap ahead in analog Analog modeling requirements for HV CMOS technology Ehrenfried Seebacher 2011-12-15 a leap ahead in analog Presentation Overview Design perspective on High Performance Analog HV CMOS Analog modeling requirements

More information

Acknowledgments: This work was supported by Air Force HiREV program and the DTRA Basic Research Program.

Acknowledgments: This work was supported by Air Force HiREV program and the DTRA Basic Research Program. Gate Bias and Geometry Dependence of Total-Ionizing-Dose Effects in InGaAs Quantum-Well MOSFETs K. Ni 1, E. X. Zhang 1, R. D. Schrimpf 1, D. M. Fleetwood 1, R. A. Reed 1, M. L. Alles 1, J. Lin 2, and J.

More information

AMICSA Bridging Science & Applications F r o m E a r t h t o S p a c e a n d b a c k. Kayser-Threde GmbH. Space

AMICSA Bridging Science & Applications F r o m E a r t h t o S p a c e a n d b a c k. Kayser-Threde GmbH. Space Bridging Science & Applications F r o m E a r t h t o S p a c e a n d b a c k E a r t h S p a c e & F u t u r e Kayser-Threde GmbH Space Industrial Applications AMICSA 2008 First radiation test results

More information

Design of Gate-All-Around Tunnel FET for RF Performance

Design of Gate-All-Around Tunnel FET for RF Performance Drain Current (µa/µm) International Journal of Computer Applications (97 8887) International Conference on Innovations In Intelligent Instrumentation, Optimization And Signal Processing ICIIIOSP-213 Design

More information

Evaluation of the Radiation Tolerance of Several Generations of SiGe Heterojunction Bipolar Transistors Under Radiation Exposure

Evaluation of the Radiation Tolerance of Several Generations of SiGe Heterojunction Bipolar Transistors Under Radiation Exposure 1 Evaluation of the Radiation Tolerance of Several Generations of SiGe Heterojunction Bipolar Transistors Under Radiation Exposure J. Metcalfe, D. E. Dorfan, A. A. Grillo, A. Jones, F. Martinez-McKinney,

More information

EXPERIMENT # 1: REVERSE ENGINEERING OF INTEGRATED CIRCUITS Week of 1/17/05

EXPERIMENT # 1: REVERSE ENGINEERING OF INTEGRATED CIRCUITS Week of 1/17/05 EXPERIMENT # 1: REVERSE ENGINEERING OF INTEGRATED CIRCUITS Week of 1/17/5 Experiment #1: Reading: Reverse engineering of integrated circuits Jaeger 9.2: MOS transistor layout and design rules HP4145 basics:

More information

IOLTS th IEEE International On-Line Testing Symposium

IOLTS th IEEE International On-Line Testing Symposium IOLTS 2018 24th IEEE International On-Line Testing Symposium Exp. comparison and analysis of the sensitivity to laser fault injection of CMOS FD-SOI and CMOS bulk technologies J.M. Dutertre 1, V. Beroulle

More information

Total Ionization Dose Effects and Single-Event Effects Studies Of a 0.25 μm Silicon-On-Sapphire CMOS Technology

Total Ionization Dose Effects and Single-Event Effects Studies Of a 0.25 μm Silicon-On-Sapphire CMOS Technology > REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 1 Total Ionization Dose Effects and Single-Event Effects Studies Of a 0.25 μm Silicon-On-Sapphire CMOS Technology

More information

arxiv: v1 [physics.ins-det] 21 Jul 2015

arxiv: v1 [physics.ins-det] 21 Jul 2015 July 22, 2015 Compensation for TID Damage in SOI Pixel Devices arxiv:1507.05860v1 [physics.ins-det] 21 Jul 2015 Naoshi Tobita A, Shunsuke Honda A, Kazuhiko Hara A, Wataru Aoyagi A, Yasuo Arai B, Toshinobu

More information

45nm Bulk CMOS Within-Die Variations. Courtesy of C. Spanos (UC Berkeley) Lecture 11. Process-induced Variability I: Random

45nm Bulk CMOS Within-Die Variations. Courtesy of C. Spanos (UC Berkeley) Lecture 11. Process-induced Variability I: Random 45nm Bulk CMOS Within-Die Variations. Courtesy of C. Spanos (UC Berkeley) Lecture 11 Process-induced Variability I: Random Random Variability Sources and Characterization Comparisons of Different MOSFET

More information

EJERCICIOS DE COMPONENTES ELECTRÓNICOS. 1 er cuatrimestre

EJERCICIOS DE COMPONENTES ELECTRÓNICOS. 1 er cuatrimestre EJECICIOS DE COMPONENTES ELECTÓNICOS. 1 er cuatrimestre 2 o Ingeniería Electrónica Industrial Juan Antonio Jiménez Tejada Índice 1. Basic concepts of Electronics 1 2. Passive components 1 3. Semiconductors.

More information

CMOS Image Sensors in Harsh Radiation Environments

CMOS Image Sensors in Harsh Radiation Environments CMOS Image Sensors in Harsh Radiation Environments Vincent Goiffon, ISAE-SUPAERO, Université de Toulouse, France TWEPP 2016 - Topical Workshop on Electronics for Particle Physics 26-30 September 2016 Karlsruhe

More information

Accuracy and Speed Performance of HiSIM Versions 231 and 240

Accuracy and Speed Performance of HiSIM Versions 231 and 240 Accuracy and Speed Performance of HiSIM Versions 231 and 240 H.J. Mattausch, M. Miura-Mattausch, N. Sadachika, M. Miyake Graduate School of Advanced Sciences of Matter, Hiroshima University T. Iizuka NEC

More information

Active Technology for Communication Circuits

Active Technology for Communication Circuits EECS 242: Active Technology for Communication Circuits UC Berkeley EECS 242 Copyright Prof. Ali M Niknejad Outline Comparison of technology choices for communication circuits Si npn, Si NMOS, SiGe HBT,

More information

Measurement and modelling of specific behaviors in 28nm FD SOI UTBB MOSFETs of importance for analog / RF amplifiers

Measurement and modelling of specific behaviors in 28nm FD SOI UTBB MOSFETs of importance for analog / RF amplifiers Measurement and modelling of specific behaviors in 28nm FD SOI UTBB MOSFETs of importance for analog / RF amplifiers Denis Flandre, Valeriya Kilchytska, Cecilia Gimeno, David Bol, Babak Kazemi Esfeh, Jean-Pierre

More information

UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.

UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences. UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences Discussion #9 EE 05 Spring 2008 Prof. u MOSFETs The standard MOSFET structure is shown

More information

Southern Methodist University Dallas, TX, Southern Methodist University Dallas, TX, 75275

Southern Methodist University Dallas, TX, Southern Methodist University Dallas, TX, 75275 Single Event Effects in a 0.25 µm Silicon-On-Sapphire CMOS Technology Wickham Chen 1, Tiankuan Liu 2, Ping Gui 1, Annie C. Xiang 2, Cheng-AnYang 2, Junheng Zhang 1, Peiqing Zhu 1, Jingbo Ye 2, and Ryszard

More information

Design and Analysis of Double Gate MOSFET Devices using High-k Dielectric

Design and Analysis of Double Gate MOSFET Devices using High-k Dielectric International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 53-60 International Research Publication House http://www.irphouse.com Design and Analysis of Double Gate

More information

Performance Modeling, Parameter Extraction Technique and Statistical Modeling of Nano-scale MOSFET for VLSI Circuit Simulation

Performance Modeling, Parameter Extraction Technique and Statistical Modeling of Nano-scale MOSFET for VLSI Circuit Simulation Performance Modeling, Parameter Extraction Technique and Statistical Modeling of Nano-scale MOSFET for VLSI Circuit Simulation Dr. Soumya Pandit Institute of Radio Physics and Electronics University of

More information

A 2.5V Step-Down DC-DC Converter for Two-Stages Power Distribution Systems

A 2.5V Step-Down DC-DC Converter for Two-Stages Power Distribution Systems A 2.5V Step-Down DC-DC Converter for Two-Stages Power Distribution Systems Giacomo Ripamonti 1 École Polytechnique Fédérale de Lausanne, CERN E-mail: giacomo.ripamonti@cern.ch Stefano Michelis, Federico

More information