R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

Size: px
Start display at page:

Download "R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder"

Transcription

1 R. W. Erickson Department o Electrical, Computer, and Energy Engineering University o Colorado, Boulder

2 Computation ohase! T 60 db 40 db 20 db 0 db 20 db 40 db T T 1 Crossover requency c 1 Hz 10 Hz 100 Hz 1 khz 10 khz 100 khz 1+ s!z m 9 T Exact expression or phase:! \T (j!) = tan 1!! z 2 1! tan 1 Q 6 4! 1! p1 2! p1 Expression or phase asymptote over requency range as illustrated near c :!! \T (j!) (+45 /dec) log 10! z / T (s) =T 0 1+ s! 2 s + Q! p1! p1 Evaluate one o the above to ind T(jω c ), then compute phase margin:! ϕ m = 18 + T(jω c )!! 28!!

3 The relation between phase margin and closed-loop damping actor How much phase margin is required? A small positive phase margin leads to a stable closed-loop system having complex poles near the crossover requency with high Q. The transient response exhibits overshoot and ringing. Increasing the phase margin reduces the Q. Obtaining real poles, with no overshoot and ringing, requires a large phase margin. The relation between phase margin and closed-loop Q is quantiied in this section. 28

4 A simple second-order system Consider the case where T(s) can be wellapproximated in the vicinity o the crossover requency as T(s) = 1 s 0 1+ s 2 40 db T 0 T T 20 db 0 db 20 db 40 db 20 db/decade T /10 2 m db/decade

5 Closed-loop response I Then or, T(s) = 1 s 0 1+ s 2 T(s) 1+T(s) = T(s) T(s) 1+T(s) = 1 1+ s Q c + = 1 1+ s 0 + s2 0 2 s c 2 where c = 0 2 =2 c Q = 0 c =

6 Low-Q case Q = 0 c = 40 db 20 db 0 db 20 db 0 2 low-q approximation: Q c = c 0 Q = 2 T 20 db/decade T 1+T 0 0 c = 0 2 Q = 0 / c 2 40 db db/decade 31

7 High-Q case c = 0 2 =2 c Q = 0 c = db 40 db T 20 db/decade 0 20 db 2 0 db 20 db 40 db T 1+T c = Q = 0 / c 40 db/decade 32

8 Q vs. ϕ m Solve or exact crossover requency, evaluate phase margin, express as unction o ϕ m. Result is: Q = cos m sin m m = tan Q 4 2Q 4 33

9 Q vs. ϕ m Q 20 db 15 db 10 db 5 db 0 db 5 db Q = 1 0 db m = 52 Q = db 10 db m = db 20 db m 34

10 Transient response vs. damping actor Unit-step response o second-order system T(s)/(1+T(s)) v(t)=1+ 2Qe- c t/2q 4Q 2 1 sin 4Q 2 1 2Q c t + tan -1 4Q 2 1 Q > 0.5 v(t)=1 2 2 e 1 t e 2 t 2 Q < 0.5 1, 2 = c 2Q 1 ± 1 4Q2 For Q > 0.5, the peak value is peak v(t)=1+e / 4Q2 1 35

11 Transient response vs. damping actor v(t) Q = 50 Q = 10 Q = 4 Q = Q = 1 Q = 0.75 Q = 0.5 Q = 0.3 Q = 0.2 Q = 0.1 Q = 0.05 Q = c t, radians 36

12 9.5. Regulator design Typical speciications: Eect o load current variations on output voltage regulation This is a limit on the maximum allowable output impedance Eect o input voltage variations on the output voltage regulation This limits the maximum allowable line-to-output transer unction Transient response time This requires a suiciently high crossover requency Overshoot and ringing An adequate phase margin must be obtained The regulator design problem: add compensator network G c (s) to modiy T(s) such that all speciications are met. 37

13 Lead (PD) compensator G c (s)=g c0 1+ s z 1+ s p G c G c0 G c0 max Improves phase margin + 45 /decade /10 = / /decade G c 38

14 Lead compensator: maximum phase lead Maximum phase lead 9 75 max = 6 45 G c ( max ) = tan = 1+sin 1 sin / 39

15 Lead compensator design To optimally obtain a compensator phase lead o θ at requency c, the pole and zero requencies should be chosen as ollows: = c 1 sin 1+sin G c G c0 G c0 = c 1+sin 1 sin I it is desired that the magnitude o the compensator gain at c be unity, then G c0 should be chosen as G c0 = z G c + 45 /decade /10 /10 max = /decade 40

16 Example: lead compensation 60 db 40 db T T 0 G c0 Original gain T T 20 db T 0 Compensated gain 0 0 db c 20 db 40 db T Compensated phase asymptotes Original phase asymptotes 9 m

17 Lag (PI) compensation G c (s)=g c 1+ L s G c 20 db /decade G c Improves lowrequency loop gain and regulation L 10 L G c 9 L / /decade 42

18 Example: lag compensation original (uncompensated) loop gain is T u (s)= T u0 1+ s 0 compensator: G c (s)=g c 1+ L s Design strategy: choose G c to obtain desired crossover requency ω L suiciently low to maintain adequate phase margin 40 db 20 db 0 db 20 db 40 db T u T u T T T u0 L 0 0 G c T u0 10 L Hz 10 Hz 100 Hz 1 khz 10 khz 100 khz c m

19 Example, continued Construction o 1/(1+T), lag compensator example: 40 db T 20 db L 0 G c T u0 0 db c 20 db 40 db 1 1+T L 0 1 G c T u0 1 Hz 10 Hz 100 Hz 1 khz 10 khz 100 khz 44

20 Combined (PID) compensator 40 db 20 db 0 db G c (s)=g cm 1+ L s 1+ s z 1+ s p1 1+ s p2 G c G G c c G cm L c db 45 /decade 10 L 10 2 / db G c 9 L /10 /10 1 /10 9/decade 9/decade

21 Design example L 50 µh + i load v g (t) 28 V + Transistor gate driver Pulse-width modulator C 500 µf s = 100 khz V M = 4 V v c G c (s) v(t) Compensator Error signal v e R 3 + v re 5 V Hv H(s) Sensor gain 46

22 Quiescent operating point Input voltage V g = 28V Output V = 15V, I load = 5A, R = 3Ω Quiescent duty cycle D = 15/28 = Reerence voltage V re = 5V Quiescent value o control voltage V c = DV M = 2.14V Gain H(s) H = V re /V = 5/15 = 1/3 47

23 Small-signal model V D 2 d + 1 : D L + v g (s) + V R d C v(s) R i load (s) v re (= 0) + Error signal v e (s) G c (s) v c (s) Compensator 1 V M V M = 4 V d(s) T(s) H(s) v(s) H(s) H =

24 Open-loop control-to-output transer unction G vd (s) G vd (s)= V D standard orm: 1 1+s L R + s2 LC G vd (s)=g 1 d0 1+ s + Q 0 s 0 0 salient eatures: 2 60 dbv G vd G vd 40 dbv 20 dbv 0 dbv 20 dbv 40 dbv G vd G vd G d0 = 28 V 29 dbv /2Q 0 0 = 900 Hz 10 1/2Q 0 0 = 1.1 khz Q 0 = db G d0 = V D = 28V 0 = 0 2 = 1 2 LC = 1kHz Q 0 = R C = dB L 1 Hz 10 Hz 100 Hz 1 khz 10 khz 100 khz 49

25 Open-loop line-to-output transer unction and output impedance G vg (s)=d 1 1+s L R + s2 LC same poles as control-to-output transer unction standard orm: G vg (s)=g 1 g0 1+ s + Q 0 s 0 0 Output impedance: Z out (s)=r 1 sc sl = 2 sl 1+s L R + s2 LC 50

26 System block diagram T(s)=G c (s) 1 VM G vd (s) H(s) T(s)= G c(s) H(s) V 1 V M D 1+ s + Q 0 s v g (s) ac line variation G vg (s) i load (s) Z out (s) Load current variation v re (=0) + v e (s) G c (s) T(s) v c (s) V M = 4 V 1 V M H = 1 3 d(s) Duty cycle variation + G vd (s) + Converter power stage v(s) H(s) 51

27 Uncompensated loop gain (with G c = 1) 40 db T u T u 20 db T u T u db Q 0 = db 0 db 0 1 khz With G c = 1, the loop gain is T u (s)=t 1 u0 1+ s + Q 0 s 0 0 T u0 = HV DV M = dB 20 db 40 db 2 T u Q 0 = 900 Hz c = 1.8 khz, ϕ m = Q 0 = 1.1 khz 40 db/decade 1 Hz 10 Hz 100 Hz 1 khz 10 khz 100 khz

28 Lead compensator design Obtain a crossover requency o 5 khz, with phase margin o 52 T u has phase o approximately 18 at 5 khz, hence lead (PD) compensator is needed to increase phase margin. Lead compensator should have phase o + 52 at 5 khz T u has magnitude o 20.6 db at 5 khz Lead compensator gain should have magnitude o db at 5 khz Lead compensator pole and zero requencies should be = (5kHz) = (5kHz) 1 sin (52 ) 1+sin (52 ) = 1.7kHz 1+sin (52 ) 1 sin (52 ) = 14.5kHz Compensator dc gain should be G c0 = c T u0 = dB 53

29 Q vs. ϕ m Q 20 db 15 db 10 db 5 db 0 db 5 db Q = 1 0 db m = 52 Q = db 10 db m = db 20 db m 34

30 Lead (PD) compensator G c (s)=g c0 1+ s z 1+ s p G c G c0 G c0 max Improves phase margin + 45 /decade /10 = / /decade G c 38

31 Lead compensator: maximum phase lead Maximum phase lead 9 75 max = 6 45 G c ( max ) = tan = 1+sin 1 sin / 39

32 Lead compensator design To optimally obtain a compensator phase lead o θ at requency c, the pole and zero requencies should be chosen as ollows: = c 1 sin 1+sin G c G c0 G c0 = c 1+sin 1 sin I it is desired that the magnitude o the compensator gain at c be unity, then G c0 should be chosen as G c0 = z G c + 45 /decade /10 /10 max = /decade 40

33 Lead compensator Bode plot 40 db G c G G c c0 G c z p 20 db 0 db G c0 z c = 20 db 40 db /10 / G c Hz 10 Hz 100 Hz 1 khz 10 khz 100 khz 54

34 Loop gain, with lead compensator 40 db 20 db T(s)=T u0 G c0 1+ s p s z s Q s 0 T T T T 0 = db Q 0 = db 2 0 db 20 db 40 db T 170 Hz 0 1 khz 1.7 khz c 5 khz 900 Hz 14 khz 1.4 khz 17 khz khz m = Hz 10 Hz 100 Hz 1 khz 10 khz 100 khz 55

35 1/(1+T), with lead compensator 40 db 20 db T T 0 = db 0 Q 0 = db need more low-requency loop gain 0 db 20 db 1 1+T 1/T 0 = db Q 0 c hence, add inverted zero (PID controller) 40 db 1 Hz 10 Hz 100 Hz 1 khz 10 khz 100 khz 56

36 Improved compensator (PID) 1+ s 1+ L z s G c (s)=g cm 40 db 20 db 0 db 20 db 40 db 1+ s p G c G c G c G cm c L 45 /decade G c 9 /10 9/decade /10 L / L /dec Hz 10 Hz 100 Hz 1 khz 10 khz 100 khz add inverted zero to PD compensator, without changing dc gain or corner requencies choose L to be c /10, so that phase margin is unchanged 57

37 T(s) and 1/(1+T(s)), with PID compensator 60 db 40 db T 20 db Q 0 0 db L 0 z c 20 db 40 db 1 1+T Q 0 60 db 80 db 1 Hz 10 Hz 100 Hz 1 khz 10 khz 100 khz 58

38 Open-loop line-to-output transer unction and output impedance G vg (s)=d 1 1+s L R + s2 LC same poles as control-to-output transer unction standard orm: G vg (s)=g 1 g0 1+ s + Q 0 s 0 0 Output impedance: Z out (s)=r 1 sc sl = 2 sl 1+s L R + s2 LC 50

39 Line-to-output transer unction v v g 20 db 0 db G vg (0) = D Q 0 20 db 40 db 60 db Open-loop G vg 20 db/decade D T u0 G cm L 0 c 80 db Closed-loop G vg 1+T 40 db/decade 100 db 1 Hz 10 Hz 100 Hz 1 khz 10 khz 100 khz 59

Lecture 8 ECEN 4517/5517

Lecture 8 ECEN 4517/5517 Lecture 8 ECEN 4517/5517 Experiment 4 Lecture 7: Step-up dcdc converter and PWM chip Lecture 8: Design of analog feedback loop Part I Controller IC: Demonstrate operating PWM controller IC (UC 3525) Part

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder Construction of transfer function v 2 (s) v (s) = Z 2Z Z Z 2 Z = Z out Z R C Z = L Q = R /R 0 f

More information

Lecture 4 ECEN 4517/5517

Lecture 4 ECEN 4517/5517 Lecture 4 ECEN 4517/5517 Experiment 3 weeks 2 and 3: interleaved flyback and feedback loop Battery 12 VDC HVDC: 120-200 VDC DC-DC converter Isolated flyback DC-AC inverter H-bridge v ac AC load 120 Vrms

More information

Another Compensator Design Example

Another Compensator Design Example Another Compensator Design Example + V g i L (t) + L + _ f s = 1 MHz Dead-time control PWM 1/V M duty-cycle command Compensator G c c( (s) C error Point-of-Load Synchronous Buck Regulator + I out R _ +

More information

Course Outline. Time vs. Freq. Domain Analysis. Frequency Response. Amme 3500 : System Dynamics & Control. Design via Frequency Response

Course Outline. Time vs. Freq. Domain Analysis. Frequency Response. Amme 3500 : System Dynamics & Control. Design via Frequency Response Course Outline Amme 35 : System Dynamics & Control Design via Frequency Response Week Date Content Assignment Notes Mar Introduction 2 8 Mar Frequency Domain Modelling 3 5 Mar Transient Performance and

More information

Advances in Averaged Switch Modeling

Advances in Averaged Switch Modeling Advances in Averaged Switch Modeling Robert W. Erickson Power Electronics Group University of Colorado Boulder, Colorado USA 80309-0425 rwe@boulder.colorado.edu http://ece-www.colorado.edu/~pwrelect 1

More information

Lecture 48 Review of Feedback HW # 4 Erickson Problems Ch. 9 # s 7 &9 and questions in lectures I. Review of Negative Feedback

Lecture 48 Review of Feedback HW # 4 Erickson Problems Ch. 9 # s 7 &9 and questions in lectures I. Review of Negative Feedback Lecture 48 Review of Feedback HW # 4 Erickson Problems Ch. 9 # s 7 &9 and questions in lectures I. Review of Negative Feedback A. General. Overview 2. Summary of Advantages 3. Disadvantages B. Buck Converter

More information

Dr Ian R. Manchester

Dr Ian R. Manchester Week Content Notes 1 Introduction 2 Frequency Domain Modelling 3 Transient Performance and the s-plane 4 Block Diagrams 5 Feedback System Characteristics Assign 1 Due 6 Root Locus 7 Root Locus 2 Assign

More information

2.4 Modeling and Analysis of Three Phase Four Leg Inverter

2.4 Modeling and Analysis of Three Phase Four Leg Inverter 2.4 Modeling and Analysis of Three Phase Four Leg Inverter The main feature of a three phase inverter, with an additional neutral leg, is its ability to deal with load unbalance in a standalone power supply

More information

Elements of Power Electronics PART III: Digital control

Elements of Power Electronics PART III: Digital control Elements of Power Electronics PART III: Digital control Fabrice Frébel (fabrice.frebel@ulg.ac.be) September 21 st, 2017 PART III: Digital control Chapter 1: Continuous-Time Averaged Modeling of DC-DC Converters

More information

Design Type III Compensation Network For Voltage Mode Step-down Converters

Design Type III Compensation Network For Voltage Mode Step-down Converters Introduction This application note details how to calculate a type III compensation network and investigates the relationship between phase margin and load transient response for the Skyworks family of

More information

EES42042 Fundamental of Control Systems Bode Plots

EES42042 Fundamental of Control Systems Bode Plots EES42042 Fundamental of Control Systems Bode Plots DR. Ir. Wahidin Wahab M.Sc. Ir. Aries Subiantoro M.Sc. 2 Bode Plots Plot of db Gain and phase vs frequency It is assumed you know how to construct Bode

More information

Homework Assignment 03 Solution

Homework Assignment 03 Solution Homework Assignment 03 Solution Question 1 Determine the h 11 and h 21 parameters for the circuit. Be sure to supply the units and proper sign for each parameter. (8 points) Solution Setting v 2 = 0 h

More information

Power Management for Computer Systems. Prof. C Wang

Power Management for Computer Systems. Prof. C Wang ECE 5990 Power Management for Computer Systems Prof. C Wang Fall 2010 Course Outline Fundamental of Power Electronics cs for Computer Systems, Handheld Devices, Laptops, etc More emphasis in DC DC converter

More information

ISSUE: April Fig. 1. Simplified block diagram of power supply voltage loop.

ISSUE: April Fig. 1. Simplified block diagram of power supply voltage loop. ISSUE: April 200 Why Struggle with Loop ompensation? by Michael O Loughlin, Texas Instruments, Dallas, TX In the power supply design industry, engineers sometimes have trouble compensating the control

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder Graphical construction of transfer functions 8.3. Graphical construction of impedances and transfer

More information

ECE317 Homework 7. where

ECE317 Homework 7. where ECE317 Homework 7 Problem 1: Consider a system with loop gain, T(s), given by: where T(s) = 300(1+s)(1+ s 40 ) 1) Determine whether the system is stable by finding the closed loop poles of the system using

More information

Lecture 7:Examples using compensators

Lecture 7:Examples using compensators Lecture :Examples using compensators Venkata Sonti Department of Mechanical Engineering Indian Institute of Science Bangalore, India, This draft: March, 8 Example :Spring Mass Damper with step input Consider

More information

Final Exam. Anyone caught copying or allowing someone to copy from them will be ejected from the exam.

Final Exam. Anyone caught copying or allowing someone to copy from them will be ejected from the exam. Final Exam EECE 493-101 December 4, 2008 Instructor: Nathan Ozog Name: Student Number: Read all of the following information before starting the exam: The duration of this exam is 3 hours. Anyone caught

More information

Rotary Motion Servo Plant: SRV02. Rotary Experiment #03: Speed Control. SRV02 Speed Control using QuaRC. Student Manual

Rotary Motion Servo Plant: SRV02. Rotary Experiment #03: Speed Control. SRV02 Speed Control using QuaRC. Student Manual Rotary Motion Servo Plant: SRV02 Rotary Experiment #03: Speed Control SRV02 Speed Control using QuaRC Student Manual Table of Contents 1. INTRODUCTION...1 2. PREREQUISITES...1 3. OVERVIEW OF FILES...2

More information

LECTURE 2: PD, PID, and Feedback Compensation. ( ) = + We consider various settings for Zc when compensating the system with the following RL:

LECTURE 2: PD, PID, and Feedback Compensation. ( ) = + We consider various settings for Zc when compensating the system with the following RL: LECTURE 2: PD, PID, and Feedback Compensation. 2.1 Ideal Derivative Compensation (PD) Generally, we want to speed up the transient response (decrease Ts and Tp). If we are lucky then a system s desired

More information

A Detailed Lesson on Operational Amplifiers - Negative Feedback

A Detailed Lesson on Operational Amplifiers - Negative Feedback 07 SEE Mid tlantic Section Spring Conerence: Morgan State University, Baltimore, Maryland pr 7 Paper ID #0849 Detailed Lesson on Operational mpliiers - Negative Feedback Dr. Nashwa Nabil Elaraby, Pennsylvania

More information

EUP3484A. 3A, 30V, 340KHz Synchronous Step-Down Converter DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit

EUP3484A. 3A, 30V, 340KHz Synchronous Step-Down Converter DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit 3A, 30, 340KHz ynchronous tep-down Converter DECRIPTION The is a synchronous current mode buck regulator capable o driving 3A continuous load current with excellent line and load regulation. The can operate

More information

A Primer on Simulation, Modeling, and Design of the Control Loops of Switching Regulators

A Primer on Simulation, Modeling, and Design of the Control Loops of Switching Regulators A Primer on Simulation, Modeling, and Design of the Control Loops of Switching egulators Bob Erickson and Dragan Maksimovic Colorado Power Electronics Center University of Colorado, Boulder IEEE APEC 3

More information

Linear Regulators: Theory of Operation and Compensation

Linear Regulators: Theory of Operation and Compensation Linear Regulators: Theory of Operation and Compensation Introduction The explosive proliferation of battery powered equipment in the past decade has created unique requirements for a voltage regulator

More information

GATE: Electronics MCQs (Practice Test 1 of 13)

GATE: Electronics MCQs (Practice Test 1 of 13) GATE: Electronics MCQs (Practice Test 1 of 13) 1. Removing bypass capacitor across the emitter leg resistor in a CE amplifier causes a. increase in current gain b. decrease in current gain c. increase

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder 18.2.2 DCM flyback converter v ac i ac EMI filter i g v g Flyback converter n : 1 L D 1 i v C R

More information

, answer the next six questions.

, answer the next six questions. Frequency Response Problems Conceptual Questions 1) T/F Given f(t) = A cos (ωt + θ): The amplitude of the output in sinusoidal steady-state increases as K increases and decreases as ω increases. 2) T/F

More information

Lecture 2, Amplifiers 1. Analog building blocks

Lecture 2, Amplifiers 1. Analog building blocks Lecture 2, Amplifiers 1 Analog building blocks Outline of today's lecture Further work on the analog building blocks Common-source, common-drain, common-gate Active vs passive load Other "simple" analog

More information

EUP A, 30V, 340KHz Synchronous Step-Down Converter DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit

EUP A, 30V, 340KHz Synchronous Step-Down Converter DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit 2A, 30, 340KHz ynchronous tep-down Converter DECRIPTION The is a synchronous current mode buck regulator capable o driving 2A continuous load current with excellent line and load regulation. The can operate

More information

Digital PWM Controller and Current Estimator for A Low-Power Switching Converter

Digital PWM Controller and Current Estimator for A Low-Power Switching Converter 7 th IEEE Workshop on Computers in Power Electronics, COMPE 000, Blacksburg, VA, July 6-8, 000. Digital PWM Controller and Current Estimator for A ow-power Switching Converter Aleksandar Prodic and Dragan

More information

EE233 Autumn 2016 Electrical Engineering University of Washington. EE233 HW7 Solution. Nov. 16 th. Due Date: Nov. 23 rd

EE233 Autumn 2016 Electrical Engineering University of Washington. EE233 HW7 Solution. Nov. 16 th. Due Date: Nov. 23 rd EE233 HW7 Solution Nov. 16 th Due Date: Nov. 23 rd 1. Use a 500nF capacitor to design a low pass passive filter with a cutoff frequency of 50 krad/s. (a) Specify the cutoff frequency in hertz. fc c 50000

More information

SECTION 6: ROOT LOCUS DESIGN

SECTION 6: ROOT LOCUS DESIGN SECTION 6: ROOT LOCUS DESIGN MAE 4421 Control of Aerospace & Mechanical Systems 2 Introduction Introduction 3 Consider the following unity feedback system 3 433 Assume A proportional controller Design

More information

EE152 F13 Midterm 1. Before starting, please check to make sure that you have all 6 pages Total 100. V0.

EE152 F13 Midterm 1. Before starting, please check to make sure that you have all 6 pages Total 100. V0. EE152 F13 Midterm 1 Name: (please print) Solution In recognition of and in the spirit of the Stanford University Honor Code, I certify that I will neither give nor receive unpermitted aid on this exam.

More information

Homework Assignment 13

Homework Assignment 13 Question 1 Short Takes 2 points each. Homework Assignment 13 1. Classify the type of feedback uses in the circuit below (i.e., shunt-shunt, series-shunt, ) Answer: Series-shunt. 2. True or false: an engineer

More information

ANNA UNIVERSITY :: CHENNAI MODEL QUESTION PAPER(V-SEMESTER) B.E. ELECTRONICS AND COMMUNICATION ENGINEERING EC334 - CONTROL SYSTEMS

ANNA UNIVERSITY :: CHENNAI MODEL QUESTION PAPER(V-SEMESTER) B.E. ELECTRONICS AND COMMUNICATION ENGINEERING EC334 - CONTROL SYSTEMS ANNA UNIVERSITY :: CHENNAI - 600 025 MODEL QUESTION PAPER(V-SEMESTER) B.E. ELECTRONICS AND COMMUNICATION ENGINEERING EC334 - CONTROL SYSTEMS Time: 3hrs Max Marks: 100 Answer all Questions PART - A (10

More information

BUCK Converter Control Cookbook

BUCK Converter Control Cookbook BUCK Converter Control Cookbook Zach Zhang, Alpha & Omega Semiconductor, Inc. A Buck converter consists of the power stage and feedback control circuit. The power stage includes power switch and output

More information

Vishay Siliconix AN724 Designing A High-Frequency, Self-Resonant Reset Forward DC/DC For Telecom Using Si9118/9 PWM/PSM Controller.

Vishay Siliconix AN724 Designing A High-Frequency, Self-Resonant Reset Forward DC/DC For Telecom Using Si9118/9 PWM/PSM Controller. AN724 Designing A High-Frequency, Self-Resonant Reset Forward DC/DC For Telecom Using Si9118/9 PWM/PSM Controller by Thong Huynh FEATURES Fixed Telecom Input Voltage Range: 30 V to 80 V 5-V Output Voltage,

More information

Potentiostat stability mystery explained

Potentiostat stability mystery explained Application Note #4 Potentiostat stability mystery explained I- Introduction As the vast majority o research instruments, potentiostats are seldom used in trivial experimental conditions. But potentiostats

More information

Fall and. Answer: Below. The. assumptions. base

Fall and. Answer: Below. The. assumptions. base Homework Assignment 08 Question 1 (2 points each unless noted otherwise) 1. Sketch a two-transistor configuration using npn and pnpp BJTs that iss equivalent to a single pnpp BJT, and label the effective

More information

Module 08 Controller Designs: Compensators and PIDs

Module 08 Controller Designs: Compensators and PIDs Module 08 Controller Designs: Compensators and PIDs Ahmad F. Taha EE 3413: Analysis and Desgin of Control Systems Email: ahmad.taha@utsa.edu Webpage: http://engineering.utsa.edu/ taha March 31, 2016 Ahmad

More information

ME 375. HW 7 Solutions. Original Homework Assigned 10/12, Due 10/19.

ME 375. HW 7 Solutions. Original Homework Assigned 10/12, Due 10/19. ME 375. HW 7 Solutions. Original Homework Assigned /2, Due /9. Problem. Palm 8.2 a-b Part (a). T (s) = 5 6s+2 = 5 2 3s+. Here τ = 3 and the multiplicative factor 5/2 shifts the magnitude curve up by 2log5/2

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder B.3 Simulation of Current Mode Controllers Develop a model of the currentprogrammed controller,

More information

Background (What Do Line and Load Transients Tell Us about a Power Supply?)

Background (What Do Line and Load Transients Tell Us about a Power Supply?) Maxim > Design Support > Technical Documents > Application Notes > Power-Supply Circuits > APP 3443 Keywords: line transient, load transient, time domain, frequency domain APPLICATION NOTE 3443 Line and

More information

Homework Assignment 11

Homework Assignment 11 Homework Assignment 11 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

Bode Plots. Hamid Roozbahani

Bode Plots. Hamid Roozbahani Bode Plots Hamid Roozbahani A Bode plot is a graph of the transfer function of a linear, time-invariant system versus frequency, plotted with a logfrequency axis, to show the system's frequency response.

More information

TUTORIAL 9 OPEN AND CLOSED LOOP LINKS. On completion of this tutorial, you should be able to do the following.

TUTORIAL 9 OPEN AND CLOSED LOOP LINKS. On completion of this tutorial, you should be able to do the following. TUTORIAL 9 OPEN AND CLOSED LOOP LINKS This tutorial is of interest to any student studying control systems and in particular the EC module D7 Control System Engineering. On completion of this tutorial,

More information

ITT Technical Institute ET245 Devices II Unit 5 Chapter

ITT Technical Institute ET245 Devices II Unit 5 Chapter ITT Technical Institute ET245 Devices II Unit 5 Chapter 7.1 7.3 Unit 5 Agenda Lecture: Chapter 7, Sections 7.1 7.3 Lab 3, Linear Op amp Circuits continued from last week Assignment: Complete Problems (pg

More information

Analog Integrated Circuits Fundamental Building Blocks

Analog Integrated Circuits Fundamental Building Blocks Analog Integrated Circuits Fundamental Building Blocks Basic OTA/Opamp architectures Faculty of Electronics Telecommunications and Information Technology Gabor Csipkes Bases of Electronics Department Outline

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder 6.3.5. Boost-derived isolated converters A wide variety of boost-derived isolated dc-dc converters

More information

Classical Control Design Guidelines & Tools (L10.2) Transfer Functions

Classical Control Design Guidelines & Tools (L10.2) Transfer Functions Classical Control Design Guidelines & Tools (L10.2) Douglas G. MacMartin Summarize frequency domain control design guidelines and approach Dec 4, 2013 D. G. MacMartin CDS 110a, 2013 1 Transfer Functions

More information

T.J.Moir AUT University Auckland. The Ph ase Lock ed Loop.

T.J.Moir AUT University Auckland. The Ph ase Lock ed Loop. T.J.Moir AUT University Auckland The Ph ase Lock ed Loop. 1.Introduction The Phase-Locked Loop (PLL) is one of the most commonly used integrated circuits (ICs) in use in modern communications systems.

More information

University of Illinois at Chicago Spring ECE 412 Introduction to Filter Synthesis Homework #2 Solutions. Problem 1

University of Illinois at Chicago Spring ECE 412 Introduction to Filter Synthesis Homework #2 Solutions. Problem 1 Problem 1 (a) Magnitude (impedance) scale the circuit so that all resistors are 1kΩ. Solution: Since all of the resistors in the circuit are 1Ω, we need to magnitude scale by k m = 1000; therefore, we

More information

Chapter 19. Basic Filters

Chapter 19. Basic Filters Chapter 19 Basic Filters Objectives Analyze the operation of RC and RL lowpass filters Analyze the operation of RC and RL highpass filters Analyze the operation of band-pass filters Analyze the operation

More information

MCP6031/2/3/ µa, High Precision Op Amps. Features. Description. Applications. Design Aids. Package Types. Typical Application

MCP6031/2/3/ µa, High Precision Op Amps. Features. Description. Applications. Design Aids. Package Types. Typical Application 0.9 µa, High Precision Op Amps Features Rail-to-Rail Input and Output Low Offset Voltage: ±150 µv (maximum) Ultra Low Quiescent Current: 0.9 µa Wide Power Supply Voltage: 1.8V to 5.5V Gain Bandwidth Product:

More information

Experiment 7: Frequency Modulation and Phase Locked Loops Fall 2009

Experiment 7: Frequency Modulation and Phase Locked Loops Fall 2009 Experiment 7: Frequency Modulation and Phase Locked Loops Fall 2009 Frequency Modulation Normally, we consider a voltage wave orm with a ixed requency o the orm v(t) = V sin(ω c t + θ), (1) where ω c is

More information

A technique for noise measurement optimization with spectrum analyzers

A technique for noise measurement optimization with spectrum analyzers Preprint typeset in JINST style - HYPER VERSION A technique or noise measurement optimization with spectrum analyzers P. Carniti a,b, L. Cassina a,b, C. Gotti a,b, M. Maino a,b and G. Pessina a,b a INFN

More information

INTEGRATED CIRCUITS. AN1221 Switched-mode drives for DC motors. Author: Lester J. Hadley, Jr.

INTEGRATED CIRCUITS. AN1221 Switched-mode drives for DC motors. Author: Lester J. Hadley, Jr. INTEGRATED CIRCUITS Author: Lester J. Hadley, Jr. 1988 Dec Author: Lester J. Hadley, Jr. ABSTRACT The purpose of this paper is to demonstrate the use of integrated switched-mode controllers, generally

More information

MCP6041/2/3/ na, Rail-to-Rail Input/Output Op Amps. Features. Description. Applications. Design Aids. Package Types.

MCP6041/2/3/ na, Rail-to-Rail Input/Output Op Amps. Features. Description. Applications. Design Aids. Package Types. 600 na, Rail-to-Rail Input/Output Op Amps Features Low Quiescent Current: 600 na/amplifier Rail-to-Rail Input/Output Gain Bandwidth Product: 14 khz Wide Supply Voltage Range: 1.4V to 6.0V Unity Gain Stable

More information

LF155/LF156/LF355/LF356/LF357 JFET Input Operational Amplifiers

LF155/LF156/LF355/LF356/LF357 JFET Input Operational Amplifiers JFET Input Operational Amplifiers General Description These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar

More information

Compensator Design for DC-DC Buck Converter using Frequency Domain Specifications. Master of Technology in

Compensator Design for DC-DC Buck Converter using Frequency Domain Specifications. Master of Technology in Compensator Design for DC-DC Buck Converter using Frequency Domain Specifications A thesis submitted in partial fulfillment of the requirements for the degree of Master of Technology in Electrical Engineering

More information

Homework Assignment 07

Homework Assignment 07 Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.

More information

4.5V to 32V Input High Current LED Driver IC For Buck or Buck-Boost Topology CN5816. Features: SHDN COMP OVP CSP CSN

4.5V to 32V Input High Current LED Driver IC For Buck or Buck-Boost Topology CN5816. Features: SHDN COMP OVP CSP CSN 4.5V to 32V Input High Current LED Driver IC For Buck or Buck-Boost Topology CN5816 General Description: The CN5816 is a current mode fixed-frequency PWM controller for high current LED applications. The

More information

Homework Assignment 06

Homework Assignment 06 Question 1 (2 points each unless noted otherwise) Homework Assignment 06 1. True or false: when transforming a circuit s diagram to a diagram of its small-signal model, we replace dc constant current sources

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder 17.1 The single-phase full-wave rectifier i g i L L D 4 D 1 v g Z i C v R D 3 D 2 Full-wave rectifier

More information

High Current, High Power OPERATIONAL AMPLIFIER

High Current, High Power OPERATIONAL AMPLIFIER High Current, High Power OPERATIONAL AMPLIFIER FEATURES HIGH OUTPUT CURRENT: A WIDE POWER SUPPLY VOLTAGE: ±V to ±5V USER-SET CURRENT LIMIT SLEW RATE: V/µs FET INPUT: I B = pa max CLASS A/B OUTPUT STAGE

More information

Dr Ian R. Manchester Dr Ian R. Manchester Amme 3500 : Root Locus Design

Dr Ian R. Manchester Dr Ian R. Manchester Amme 3500 : Root Locus Design Week Content Notes 1 Introduction 2 Frequency Domain Modelling 3 Transient Performance and the s-plane 4 Block Diagrams 5 Feedback System Characteristics Assign 1 Due 6 Root Locus 7 Root Locus 2 Assign

More information

Pole, zero and Bode plot

Pole, zero and Bode plot Pole, zero and Bode plot EC04 305 Lecture notes YESAREKEY December 12, 2007 Authored by: Ramesh.K Pole, zero and Bode plot EC04 305 Lecture notes A rational transfer function H (S) can be expressed as

More information

Today: DCDC additional topics

Today: DCDC additional topics Today: DCDC additional topics Review voltage loop design Power MOSFET: another power semiconductor switch Emerging power semiconductor devices technologies Introduction to thermal management Conclusions

More information

(b) 25% (b) increases

(b) 25% (b) increases Homework Assignment 07 Question 1 (2 points each unless noted otherwise) 1. In the circuit 10 V, 10, and 5K. What current flows through? Answer: By op-amp action the voltage across is and the current through

More information

Homework Assignment 13

Homework Assignment 13 Question 1 Short Takes 2 points each. Homework Assignment 13 1. Classify the type of feedback uses in the circuit below (i.e., shunt-shunt, series-shunt, ) 2. True or false: an engineer uses series-shunt

More information

Homework Assignment 10

Homework Assignment 10 Homework Assignment 10 Question The amplifier below has infinite input resistance, zero output resistance and an openloop gain. If, find the value of the feedback factor as well as so that the closed-loop

More information

Microelectronic Circuits - Fifth Edition Sedra/Smith Copyright 2004 by Oxford University Press, Inc.

Microelectronic Circuits - Fifth Edition Sedra/Smith Copyright 2004 by Oxford University Press, Inc. Feedback 1 Figure 8.1 General structure of the feedback amplifier. This is a signal-flow diagram, and the quantities x represent either voltage or current signals. 2 Figure E8.1 3 Figure 8.2 Illustrating

More information

VOLTAGE MODE CONTROL OF SOFT SWITCHED BOOST CONVERTER BY TYPE II & TYPE III COMPENSATOR

VOLTAGE MODE CONTROL OF SOFT SWITCHED BOOST CONVERTER BY TYPE II & TYPE III COMPENSATOR 1002 VOLTAGE MODE CONTROL OF SOFT SWITCHED BOOST CONVERTER BY TYPE II & TYPE III COMPENSATOR NIKITA SINGH 1 ELECTRONICS DESIGN AND TECHNOLOGY, M.TECH NATIONAL INSTITUTE OF ELECTRONICS AND INFORMATION TECHNOLOGY

More information

SIMULATION OF A SERIES RESONANT CIRCUIT ECE562: Power Electronics I COLORADO STATE UNIVERSITY. Modified in Fall 2011

SIMULATION OF A SERIES RESONANT CIRCUIT ECE562: Power Electronics I COLORADO STATE UNIVERSITY. Modified in Fall 2011 SIMULATION OF A SERIES RESONANT CIRCUIT ECE562: Power Electronics I COLORADO STATE UNIVERSITY Modified in Fall 2011 ECE 562 Series Resonant Circuit (NL5 Simulation) Page 1 PURPOSE: The purpose of this

More information

Stability Analysis of Bus Architecture

Stability Analysis of Bus Architecture 24 IBM Power Technology Symposium Stability Analysis of Bus Architecture 9/14-15/24 TDK Innoveta Inc. TDK Corporation 1 Agenda Trend/Evolution of Distributed Power Architecture (DPA), and Type of Bus Architectures

More information

Homework Assignment 04

Homework Assignment 04 Question 1 (Short Takes) Homework Assignment 04 1. Consider the single-supply op-amp amplifier shown. What is the purpose of R 3? (1 point) Answer: This compensates for the op-amp s input bias current.

More information

Electric Circuit Theory

Electric Circuit Theory Electric Circuit Theory Nam Ki Min nkmin@korea.ac.kr 010-9419-2320 Chapter 15 Active Filter Circuits Nam Ki Min nkmin@korea.ac.kr 010-9419-2320 Contents and Objectives 3 Chapter Contents 15.1 First-Order

More information

A Novel Off-chip Capacitor-less CMOS LDO with Fast Transient Response

A Novel Off-chip Capacitor-less CMOS LDO with Fast Transient Response IOSR Journal o Engineering (IOSRJEN) e-issn: 2250-3021, p-issn: 2278-8719 Vol. 3, Issue 11 (November. 2013), V3 PP 01-05 A Novel O-chip Capacitor-less CMOS LDO with Fast Transient Response Bo Yang 1, Shulin

More information

ECE 363 FINAL (F16) 6 problems for 100 pts Problem #1: Fuel Pump Controller (18 pts)

ECE 363 FINAL (F16) 6 problems for 100 pts Problem #1: Fuel Pump Controller (18 pts) ECE 363 FINAL (F16) NAME: 6 problems for 100 pts Problem #1: Fuel Pump Controller (18 pts) You are asked to design a high-side switch for a remotely operated fuel pump. You decide to use the IRF9520 power

More information

( ) D. An information signal x( t) = 5cos( 1000πt) LSSB modulates a carrier with amplitude A c

( ) D. An information signal x( t) = 5cos( 1000πt) LSSB modulates a carrier with amplitude A c An inormation signal x( t) 5cos( 1000πt) LSSB modulates a carrier with amplitude A c 1. This signal is transmitted through a channel with 30 db loss. It is demodulated using a synchronous demodulator.

More information

Current Control for a Single-Phase Grid-Connected Inverter Considering Grid Impedance. Jiao Jiao

Current Control for a Single-Phase Grid-Connected Inverter Considering Grid Impedance. Jiao Jiao Current Control for a Single-Phase Grid-Connected Inverter Considering Grid Impedance by Jiao Jiao A dissertation submitted to the Graduate Faculty of Auburn University in partial fulfillment of the requirements

More information

Lecture 41 SIMPLE AVERAGING OVER T SW to ACHIEVE LOW FREQUENCY MODELS

Lecture 41 SIMPLE AVERAGING OVER T SW to ACHIEVE LOW FREQUENCY MODELS Lecture 41 SIMPLE AVERAGING OVER T SW to ACHIEVE LOW FREQUENCY MODELS. Goals and Methodology to Get There 0. Goals 0. Methodology. BuckBoost and Other Converter Models 0. Overview of Methodology 0. Example

More information

Making Invasive and Non-Invasive Stability Measurements

Making Invasive and Non-Invasive Stability Measurements Making Invasive and Non-Invasive s Using the Bode 1 and the PICOTEST J2111A Current Injector By Florian Hämmerle & Steve Sandler 21 Picotest.com Visit www.picotest.com for more information. Contact support@picotest.com

More information

ECEN 5807 Modeling and Control of Power Electronic Systems

ECEN 5807 Modeling and Control of Power Electronic Systems ECEN 5807 Modeling and Control of Power Electronic Systems Instructor: Prof. Bob Erickson Office telephone: (303) 492-7003 Fax: (303) 492-2758 Email: rwe@colorado.edu Course web page http://ece.colorado.edu/~ecen5807

More information

Filter Design in Continuous Conduction Mode (CCM) of Operation; Part 2 Boost Regulator

Filter Design in Continuous Conduction Mode (CCM) of Operation; Part 2 Boost Regulator Application Note ANP 28 Filter Design in Continuous Conduction Mode (CCM) of Operation; Part 2 Boost Regulator Part two of this application note covers the filter design of voltage mode boost regulators

More information

and using the step routine on the closed loop system shows the step response to be less than the maximum allowed 20%.

and using the step routine on the closed loop system shows the step response to be less than the maximum allowed 20%. Phase (deg); Magnitude (db) 385 Bode Diagrams 8 Gm = Inf, Pm=59.479 deg. (at 62.445 rad/sec) 6 4 2-2 -4-6 -8-1 -12-14 -16-18 1-1 1 1 1 1 2 1 3 and using the step routine on the closed loop system shows

More information

All Digital Phase-Locked Loops, its Advantages and Performance Limitations

All Digital Phase-Locked Loops, its Advantages and Performance Limitations All Digital Phase-Locked Loops, its Advantages and Perormance Limitations Win Chaivipas, Philips Oh, and Akira Matsuawa Matsuawa Laboratory, Department o Physical Electronics, Tokyo Institute o Technology

More information

Bode Plot based Auto-Tuning Enhanced Solution for High Performance Servo Drives

Bode Plot based Auto-Tuning Enhanced Solution for High Performance Servo Drives Bode lot based Auto-Tuning Enhanced Solution or High erormance Servo Drives. O. Krah Danaher otion GmbH Wachholder Str. 4-4 4489 Düsseldor Germany Email: j.krah@danaher-motion.de Tel. +49 3 9979 133 Fax.

More information

Feedback (and control) systems

Feedback (and control) systems Feedback (and control) systems Stability and performance Copyright 2007-2008 Stevens Institute of Technology - All rights reserved 22-1/23 Behavior of Under-damped System Y() s s b y 0 M s 2n y0 2 2 2

More information

Final Exam. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth of the amplifier.

Final Exam. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth of the amplifier. Final Exam Name: Score /100 Question 1 Short Takes 1 point each unless noted otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth

More information

(1) Identify individual entries in a Control Loop Diagram. (2) Sketch Bode Plots by hand (when we could have used a computer

(1) Identify individual entries in a Control Loop Diagram. (2) Sketch Bode Plots by hand (when we could have used a computer Last day: (1) Identify individual entries in a Control Loop Diagram (2) Sketch Bode Plots by hand (when we could have used a computer program to generate sketches). How might this be useful? Can more clearly

More information

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design References: Analog Integrated Circuit Design by D. Johns and K. Martin and Design of Analog CMOS Integrated Circuits by B. Razavi All figures

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder 16.4. Power phasors in sinusoidal systems Apparent power is the product of the rms voltage and

More information

Fundamentals of Power Electronics

Fundamentals of Power Electronics Fundamentals of Power Electronics SECOND EDITION Robert W. Erickson Dragan Maksimovic University of Colorado Boulder, Colorado Preface 1 Introduction 1 1.1 Introduction to Power Processing 1 1.2 Several

More information

Constant Current Control for DC-DC Converters

Constant Current Control for DC-DC Converters Constant Current Control for DC-DC Converters Introduction...1 Theory of Operation...1 Power Limitations...1 Voltage Loop Stability...2 Current Loop Compensation...3 Current Control Example...5 Battery

More information

Testing Power Sources for Stability

Testing Power Sources for Stability Keywords Venable, frequency response analyzer, oscillator, power source, stability testing, feedback loop, error amplifier compensation, impedance, output voltage, transfer function, gain crossover, bode

More information

AP3598A 21 PVCC 15 VCC 9 FS HGATE1 BOOT1 PHASE1 23 LGATE1 16 PGOOD R LG1 3 EN 4 PSI 5 VID 8 VREF HGATE2 18 BOOT2 19 PHASE2 7 REFIN LGATE2 6 REFADJ

AP3598A 21 PVCC 15 VCC 9 FS HGATE1 BOOT1 PHASE1 23 LGATE1 16 PGOOD R LG1 3 EN 4 PSI 5 VID 8 VREF HGATE2 18 BOOT2 19 PHASE2 7 REFIN LGATE2 6 REFADJ APPLICATION NOTE 24 COMPACT DUAL-PHASE SYNCHRONOUS-RECTIFIED BUCK CONTROLLER General Description The is a dual-phase synchronous buck PWM controller with integrated drivers which are optimized or high

More information

ME451: Control Systems. Course roadmap

ME451: Control Systems. Course roadmap ME451: Control Systems Lecture 20 Root locus: Lead compensator design Dr. Jongeun Choi Department of Mechanical Engineering Michigan State University Fall 2008 1 Modeling Course roadmap Analysis Design

More information

SIMULATIONS OF LCC RESONANT CIRCUIT POWER ELECTRONICS COLORADO STATE UNIVERSITY. Modified in Spring 2006

SIMULATIONS OF LCC RESONANT CIRCUIT POWER ELECTRONICS COLORADO STATE UNIVERSITY. Modified in Spring 2006 SIMULATIONS OF LCC RESONANT CIRCUIT POWER ELECTRONICS COLORADO STATE UNIVERSITY Modified in Spring 2006 Page 1 of 27 PURPOSE: The purpose of this lab is to simulate the LCC circuit using MATLAB and CAPTURE

More information