ALL-DIGITAL FREQUENCY SYNTHESIZER IN DEEP-SUBMICRON CMOS
|
|
- Morris Hubbard
- 5 years ago
- Views:
Transcription
1 ALL-DIGITAL FREQUENCY SYNTHESIZER IN DEEP-SUBMICRON CMOS ROBERT BOGDAN STASZEWSKI Texas Instruments PORAS T. BALSARA University of Texas at Dallas WILEY- INTERSCIENCE A JOHN WILEY & SONS, INC., PUBLICATION
2 CONTENTS PREFACE xiii 1 INTRODUCTION Frequency Synthesis / Noise in Oscillators / Frequency Synthesis Techniques / Frequency Synthesizer as an Integral Part of an RF Transceiver / Transmitter / Receiver / Toward Direct Transmitter Modulation / Frequency Synthesizers for Mobile Communications / Integer-N PLL Architecture / Fractional-./V PLL Architecture / Toward an All-Digital PLL Approach / Implementation of an RF Synthesizer / CMOS vs. Traditional RF Process Technologies / Deep-Submicron CMOS / Digitally Intensive Approach / System Integration / 27 VII
3 Vill CONTENTS System Integration Challenges for Deep-Submicron CMOS / 29 2 DIGITALLY CONTROLLED OSCILLATOR 2.1 Varactor in a Deep-Submicron CMOS Process / Fully Digital Control of Oscillating Frequency / LCTank / Oscillator Core / Open-Loop Narrowband Digital-to-Frequency Conversion / Example Implementation / Time-Domain Mathematical Model of a DCO / Summary / 51 3 NORMALIZED DCO 3.1 Oscillator Transfer Function and Gain / DCO Gain Estimation / DCO Gain Normalization / Principle of Synchronously Optimal DCO Tuning Word Retiming / Time Dithering of DCO Tuning Input / Oscillator Tune Time Dithering Principle / Direct Time Dithering of Tuning Input / Update Clock Dithering Scheme / Implementation of PVT and Acquisition DCO Bits / Implementation of Tracking DCO Bits / High-Speed Dithering of Fractional Varactors / Dynamic Element Matching of Varactors / DCO Varactor Rearrangement / Time-Domain Model / Summary / 74 4 ALL-DIGITAL PHASE-LOCKED LOOP 4.1 Phase-Domain Operation / Reference Clock Retiming / Phase Detection / Difference Mode of ADPLL Operation / Integer-Domain Operation / Modulo Arithmetic of the Reference and Variable Phases / Variable-Phase Accumulator (PV Block) / 89
4 CONTENTS ix 4.5 Time-to-Digital Converter / Frequency Reference Edge Estimation / Fractional Error Estimator / Fractional-Division Ratio Compensation / TDC Resolution Effect on Estimated Frequency Resolution / Active Removal of Fractional Spurs Through TDC (Optional) / Frequency Reference Retiming by a DCO Clock / Sense Amplifier-Based Flip-Flop / General Idea of Clock Retiming / Implementation / Time-Deferred Calculation of the Variable Phase (Optional) / Loop Gain Factor / Phase-Error Dynamic Range / Phase-Domain ADPLL Architecture / Close-in Spurs Due to Injection Pulling / PLL Frequency Response / Conversion Between the s- and z-domains / Noise and Error Sources / TDC Resolution Effect on Phase Noise / Phase Noise Due to DCO SA Dithering / Typell ADPLL / PLL Frequency Response of a Type II Loop / Higher-Order ADPLL / PLL Stability Analysis / Nonlinear Differential Term of an ADPLL / Quality Monitoring of an RF Clock / DCO Gain Estimation Using a PLL / Gear Shifting of PLL Gain / Autonomous Gear-Shifting Mechanism / Extended Gear-Shifting Scheme with Zero-Phase Restart / Edge Skipping Dithering Scheme (Optional) / Summary / 155
5 X CONTENTS 5 APPLICATION: ADPLL-BASED TRANSMITTER Direct Frequency Modulation of a DCO / Discrete-Time Frequency Modulation / Hybrid of Predictive/Closed PLL Operation / Effect of FREF/CKR Clock Misalignment / Just-in-Time DCO Gain Calculation / GFSK Pulse Shaping of Transmitter Data / Interpolative Filter Operation / Power Amplifier / Digital Amplitude Modulation / Discrete Pulse-Slimming Control / Regulation of Transmitting Power / Tuning Word Adjustment / Fully Digital Amplitude Control / Going Forward: Polar Transmitter / Generic Modulator / Polar TX Realization / Summary / BEHAVIORAL MODELING AND SIMULATION Simulation Methodology / Digital Blocks / Support of Digital Stream Processing / Random Number Generator / Time-Domain Modeling of DCO Phase Noise / Modeling Oscillator Jitter / Modeling Oscillator Wander / Modeling Oscillator Flicker (1//) Noise / Clock Edge Divider Effects / VHDL Model Realization of a DCO / Support of Physical K oco / Modeling Metastability in Flip-Flops / Simulation Results / Time-Domain Simulations / Frequency-Deviation Simulations / Phase-Domain Simulations of Transmitters / Synthesizer Phase-Noise Simulations / Summary / 212
6 CONTENTS XI 7 IMPLEMENTATION AND EXPERIMENTAL RESULTS DSP and Its RF Interface to DRP / Transmitter Core Implementation / IC Chip / Evaluation Board / Measurement Equipment / GFSK Transmitter Performance / Synthesizer Performance / Synthesizer Switching Transients / DSP-Driven Modulation / Performance Summary / Summary / 227 APPENDIX A: SPURS DUE TO DCO SWITCHING 228 A.l Spurs Due to DCO Modulation / 229 APPENDIX B: GAUSSIAN PULSE-SHAPING FILTER 232 APPENDIX C: VHDL SOURCE CODE 237 C.l DCO Level 2 / 237 C.2 Period-Controlled Oscillator / 239 C.3 Tactical Flip-Flop / 241 C.4 TDC Pseudo-Thermometer Output Decoder / 243 REFERENCES 247 INDEX 253
ALL-DIGITAL FREQUENCY SYNTHESIZER IN DEEP-SUBMICRON CMOS
ALL-DIGITAL FREQUENCY SYNTHESIZER IN DEEP-SUBMICRON CMOS ROBERT BOGDAN STASZEWSKI Texas Instruments PORAS T. BALSARA University of Texas at Dallas A JOHN WILEY & SONS, INC., PUBLICATION ALL-DIGITAL FREQUENCY
More informationIntegrated Circuit Design for High-Speed Frequency Synthesis
Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency
More informationWITH the explosive growth of the wireless communications
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 3, MARCH 2005 159 Phase-Domain All-Digital Phase-Locked Loop Robert Bogdan Staszewski and Poras T. Balsara Abstract A fully digital
More informationPhase-Locked Loops. Roland E. Best. Me Graw Hill. Sixth Edition. Design, Simulation, and Applications
Phase-Locked Loops Design, Simulation, and Applications Roland E. Best Sixth Edition Me Graw Hill New York Chicago San Francisco Lisbon London Madrid Mexico City Milan New Delhi San Juan Seoul Singapore
More informationPhase-Locked Loop Engineering Handbook for Integrated Circuits
Phase-Locked Loop Engineering Handbook for Integrated Circuits Stanley Goldman ARTECH H O U S E BOSTON LONDON artechhouse.com Preface Acknowledgments xiii xxi CHAPTER 1 Cetting Started with PLLs 1 1.1
More informationAnalysis and Design of Autonomous Microwave Circuits
Analysis and Design of Autonomous Microwave Circuits ALMUDENA SUAREZ IEEE PRESS WILEY A JOHN WILEY & SONS, INC., PUBLICATION Contents Preface xiii 1 Oscillator Dynamics 1 1.1 Introduction 1 1.2 Operational
More informationDigitally Controlled Oscillator (DCO)-Based Architecture for RF Frequency Synthesis in a Deep-Submicrometer CMOS Process
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 50, NO. 11, NOVEMBER 2003 815 Digitally Controlled Oscillator (DCO)-Based Architecture for RF Frequency Synthesis
More informationWIRELESS TRANSCEIVER ARCHITECTURE
WIRELESS TRANSCEIVER ARCHITECTURE BRIDGING RF AND DIGITAL COMMUNICATIONS Pierre Baudin Wiley Contents Preface List of Abbreviations Nomenclature xiii xvii xxi Part I BETWEEN MAXWELL AND SHANNON 1 The Digital
More informationDedication. To Mum and Dad
Dedication To Mum and Dad Acknowledgment Table of Contents List of Tables List of Figures A B A B 0 1 B A List of Abbreviations Abstract Chapter1 1 Introduction 1.1. Motivation Figure 1. 1 The relative
More informationPHASELOCK TECHNIQUES INTERSCIENCE. Third Edition. FLOYD M. GARDNER Consulting Engineer Palo Alto, California A JOHN WILEY & SONS, INC.
PHASELOCK TECHNIQUES Third Edition FLOYD M. GARDNER Consulting Engineer Palo Alto, California INTERSCIENCE A JOHN WILEY & SONS, INC., PUBLICATION CONTENTS PREFACE NOTATION xvii xix 1 INTRODUCTION 1 1.1
More informationMultiple Reference Clock Generator
A White Paper Presented by IPextreme Multiple Reference Clock Generator Digitial IP for Clock Synthesis August 2007 IPextreme, Inc. This paper explains the concept behind the Multiple Reference Clock Generator
More informationA Frequency Synthesis of All Digital Phase Locked Loop
A Frequency Synthesis of All Digital Phase Locked Loop S.Saravanakumar 1, N.Kirthika 2 M.E.VLSI DESIGN Sri Ramakrishna Engineering College Coimbatore, Tamilnadu 1 s.saravanakumar21@gmail.com, 2 kirthi.com@gmail.com
More information2278 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 12, DECEMBER 2004
2278 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 12, DECEMBER 2004 All-Digital TX Frequency Synthesizer and Discrete-Time Receiver for Bluetooth Radio in 130-nm CMOS Robert Bogdan Staszewski, Member,
More informationBiju Viswanath Rajagopal P C Ramya Nair S R Jobin Cyriac. QuEST Global
an effective design and verification methodology for digital PLL This Paper depicts an effective simulation methodology to overcome the spice simulation time overhead of digital dominant, low frequency
More informationTen-Tec Orion Synthesizer - Design Summary. Abstract
Ten-Tec Orion Synthesizer - Design Summary Lee Jones 7/21/04 Abstract Design details of the low phase noise, synthesized, 1 st local oscillator of the Ten-Tec model 565 Orion transceiver are presented.
More informationWIRELESS TRANSCEIVER DESIGN
WIRELESS TRANSCEIVER DESIGN Mastering the Design of Modern Wireiess Equipment and Systems Ariel Luzzatto and Gadi Shirazi BICINTINHIAl ;I807J \ WILEY \ J2O07! ül,,, r BICINTINNIAL John Wiley & Sons, Ltd
More informationGAUSSIAN PULSE-SHAPING FILTER
APPENDIX B GAUSSIAN PULSE-SHAPING FILTER The Gaussian low-ass filter has a transfer function given by H( f ) ¼ ex ( a 2 f 2 ) (B:1) The arameter a is related to B, the 3-dB bandwidth of the baseband Gaussian
More informationSynchronization in Digital Communications
Synchronization in Digital Communications Volume 1 Phase-, Frequency-Locked Loops, and Amplitude Control Heinrich Meyr Aachen University of Technology (RWTH) Gerd Ascheid CADIS GmbH, Aachen WILEY A Wiley-lnterscience
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More informationData Converters. Springer FRANCO MALOBERTI. Pavia University, Italy
Data Converters by FRANCO MALOBERTI Pavia University, Italy Springer Contents Dedicat ion Preface 1. BACKGROUND ELEMENTS 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 The Ideal Data Converter Sampling 1.2.1 Undersampling
More informationAuthor(s) Wu, Wanghua; Staszewski, Robert Bogdan; Long, John R.
Provided by the author(s) and University College Dublin Library in accordance with publisher policies. Please cite the published version when available. Title A 56.4-to-63.4 GHz Multi-Rate All-Digital
More informationModeling And Implementation of All-Digital Phase-Locked Loop Based on Vernier Gated Ring Oscillator Time-to-Digital Converter
Master s Thesis Modeling And Implementation of All-Digital Phase-Locked Loop Based on Vernier Gated Ring Oscillator Time-to-Digital Converter Ji Wang Department of Electrical and Information Technology,
More informationDigital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet
Digital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet Pedro Moreira University College London London, United Kingdom pmoreira@ee.ucl.ac.uk Pablo Alvarez pablo.alvarez@cern.ch
More informationRF and Baseband Techniques for Software Defined Radio
RF and Baseband Techniques for Software Defined Radio Peter B. Kenington ARTECH HOUSE BOSTON LONDON artechhouse.com Contents Preface Scope of This Book Organisation of the Text xi xi xi Acknowledgements
More informationDiCAD Design Methodology A MASTER THESIS SUBMITTED TO THE FACULTY OF THE GRADUATE SCHOOL OF THE UNIVERSITY OF MINNESOTA BY. Brian Wayne Andren
DiCAD Design Methodology A MASTER THESIS SUBMITTED TO THE FACULTY OF THE GRADUATE SCHOOL OF THE UNIVERSITY OF MINNESOTA BY Brian Wayne Andren IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF
More informationECEN620: Network Theory Broadband Circuit Design Fall 2012
ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 20: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 2 is on Friday Nov. 9 One double-sided 8.5x11
More informationTable of Contents. Acknowledgments... XVII Prologue... 1
Introduction to Spread-Spectrum Communications By Roger L. Peterson (Motorola), Rodger E. Ziemer (University of Co. at Colorado Springs), and David E. Borth (Motorola) Prentice Hall, 1995 (Navtech order
More informationA Fast-Locking All-Digital Phase-Locked Loop with a Novel Counter-Based Mode Switching Controller
A Fast-Locking All-Digital Phase-Locked Loop with a Novel Counter-Based Mode Switching Controller Guangming Yu, Yu Wang, Huazhong Yang and Hui Wang Department of Electrical Engineering Tsinghua National
More informationChapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL
Chapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL 2.1 Background High performance phase locked-loops (PLL) are widely used in wireless communication systems to provide
More informationPhase Noise and Tuning Speed Optimization of a MHz Hybrid DDS-PLL Synthesizer with milli Hertz Resolution
Phase Noise and Tuning Speed Optimization of a 5-500 MHz Hybrid DDS-PLL Synthesizer with milli Hertz Resolution BRECHT CLAERHOUT, JAN VANDEWEGE Department of Information Technology (INTEC) University of
More informationUS 6,809,598 BI Oct. 26, 2004
(12) United States Patent Staszewski et al. 111111111111111111111111111111111111111111111111111111111111111111111111111 US006809598Bl (10) Patent No.: (45) Date of Patent: US 6,809,598 BI Oct. 26, 2004
More informationAll-Digital RF Phase-Locked Loops Exploiting Phase Prediction
[DOI: 10.2197/ipsjtsldm.7.2] Invited Paper All-Digital RF Phase-Locked Loops Exploiting Phase Prediction Jingcheng Zhuang 1,a) Robert Bogdan Staszewski 2,b) Received: July 30, 2013, Released: February
More informationLecture 11: Clocking
High Speed CMOS VLSI Design Lecture 11: Clocking (c) 1997 David Harris 1.0 Introduction We have seen that generating and distributing clocks with little skew is essential to high speed circuit design.
More informationWavedancer A new ultra low power ISM band transceiver RFIC
Wavedancer 400 - A new ultra low power ISM band transceiver RFIC R.W.S. Harrison, Dr. M. Hickson Roke Manor Research Ltd, Old Salisbury Lane, Romsey, Hampshire, SO51 0ZN. e-mail: roscoe.harrison@roke.co.uk
More informationHF Receivers, Part 3
HF Receivers, Part 3 Introduction to frequency synthesis; ancillary receiver functions Adam Farson VA7OJ View an excellent tutorial on receivers Another link to receiver principles NSARC HF Operators HF
More informationAll Digital Phase Locked Loop Architecture Design Using Vernier Delay Time-to- Digital Converter
ISSN:1991-8178 Australian Journal of Basic and Applied Sciences Journal home page: www.ajbasweb.com All Digital Phase Locked Loop Architecture Design Using Vernier Delay Time-to- Digital Converter 1 T.M.
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 16: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project descriptions are posted on the website Preliminary
More informationPhase-Locked Loop Related Terminology & Definitions
9 Jan 2008 U14063 PLL Terminology.doc 1 Phase-Locked Loop Related Terminology & Definitions References 1. Crawford, J.A., Advanced Phase-Lock Techniques, Artech House, 2007. 2. Crawford, J.A., Frequency
More informationRF Basics 15/11/2013
27 RF Basics 15/11/2013 Basic Terminology 1/2 dbm is a measure of RF Power referred to 1 mw (0 dbm) 10mW(10dBm), 500 mw (27dBm) PER Packet Error Rate [%] percentage of the packets not successfully received
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
More informationPRACTICAL RF SYSTEM DESIGN
PRACTICAL RF SYSTEM DESIGN WILLIAM F. EGAN, Ph.D. Lecturer in Electrical Engineering Santa Clara University The Institute of Electrical and Electronics Engineers, Inc., New York A JOHN WILEY & SONS, INC.,
More informationA Flying-Adder Architecture of Frequency and Phase Synthesis With Scalability
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 5, OCTOBER 2002 637 A Flying-Adder Architecture of Frequency and Phase Synthesis With Scalability Liming Xiu, Member, IEEE,
More informationLecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1
Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery
More informationECEN 720 High-Speed Links: Circuits and Systems
1 ECEN 720 High-Speed Links: Circuits and Systems Lab4 Receiver Circuits Objective To learn fundamentals of receiver circuits. Introduction Receivers are used to recover the data stream transmitted by
More informationMinimizing Spurious Tones in Digital Delta-Sigma Modulators
Minimizing Spurious Tones in Digital Delta-Sigma Modulators ANALOG CIRCUITS AND SIGNAL PROCESSING Series Editors: Mohammed Ismail Mohamad Sawan For other titles published in this series, go to http://www.springer.com/series/7381
More information12MHzto5800MHzFullyIntegrated,DualPath Tuned, Low Jitter, LC-PLL Frequency Synthesizer
ISSC 2012, NUI Maynooth, June 28 29 12MHzto5800MHzFullyIntegrated,DualPath Tuned, Low Jitter, LC-PLL Frequency Synthesizer AidanKeady,GrzegorzSzczepkowski andronanfarrell Microelectronics Competence Centre
More informationSession 3. CMOS RF IC Design Principles
Session 3 CMOS RF IC Design Principles Session Delivered by: D. Varun 1 Session Topics Standards RF wireless communications Multi standard RF transceivers RF front end architectures Frequency down conversion
More informationMODELING THE PHASE STEP RESPONSE OF BANG-BANG DIGITAL PLLS
MODELING THE PHASE STEP RESPONSE OF BANG-BANG DIGITAL PLLS Moataz Abdelfattah Supervised by: AUC Prof. Yehea Ismail Dr. Maged Ghoniema Intel Dr. Mohamed Abdel-moneum (Industry Mentor) Outline Introduction
More informationA Low Power Digitally Controlled Oscillator Using 0.18um Technology
A Low Power Digitally Controlled Oscillator Using 0.18um Technology R. C. Gurjar 1, Rupali Jarwal 2, Ulka Khire 3 1, 2,3 Microelectronics and VLSI Design, Electronics & Instrumentation Engineering department,
More informationRF AND MICROWAVE CIRCUIT DESIGN FOR WIRELESS COMMUNICATIONS. Lawrence E. Larson editor. Artech House Boston London
RF AND MICROWAVE CIRCUIT DESIGN FOR WIRELESS COMMUNICATIONS Lawrence E. Larson editor Artech House Boston London CONTENTS Preface xi Chapter 1 An Overview 1 1.1 Introduction 1 1.2 Markets and Frequencies
More informationA digital intensive clock recovery circuit for HF-Band active RFID tag
LETTER IEICE Electronics Express, Vol.11, No.7, 1 11 A digital intensive clock recovery circuit for HF-Band active RFID tag Sichen Yu, Zhonghan Shen, Xiaolu Liu, Huixiang Han, Xi Tan, Na Yan a), and Hao
More informationALL-DIGITAL phase-locked loop (ADPLL) frequency
578 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 3, MARCH 2010 A 7.1 mw, 10 GHz All Digital Frequency Synthesizer With Dynamically Reconfigured Digital Loop Filter in 90 nm CMOS Technology Song-Yu
More informationSystem Level Modeling and Verification of All-digital Phase-locked Loop
DEGREE PROJECT, IN ELECTRONIC AND COMPUTER SYSTEMS (IL120X), FIRST LEVEL STOCKHOLM, SWEDEN 2015 System Level Modeling and Verification of All-digital Phase-locked Loop CHI ZHANG KTH ROYAL INSTITUTE OF
More informationA GHz Wideband Sub-harmonically Injection- Locked PLL with Adaptive Injection Timing Alignment Technique
A 2.4 3.6-GHz Wideband Sub-harmonically Injection- Locked PLL with Adaptive Injection Timing Alignment Technique Abstract: This paper proposes a wideband sub harmonically injection-locked PLL (SILPLL)
More informationFrequency Synthesizers in Nanometer CMOS
IEEE Dallas CAS Chapter Frequency Synthesizers in Nanometer CMOS R. Bogdan Staszewski R. Bogdan Staszewski, DCAS Seminar, 21 Feb 2007 1 Outline RF frequency synthesis fundamentals Motivation for digitally-intensive
More informationTaheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop
Engineering, Technology & Applied Science Research Vol. 7, No. 2, 2017, 1473-1477 1473 A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop Hamidreza Esmaeili Taheri Department of Electronics
More informationMicroelectronic Circuits
SECOND EDITION ISHBWHBI \ ' -' Microelectronic Circuits Adel S. Sedra University of Toronto Kenneth С Smith University of Toronto HOLT, RINEHART AND WINSTON HOLT, RINEHART AND WINSTON, INC. New York Chicago
More informationTHE reference spur for a phase-locked loop (PLL) is generated
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 8, AUGUST 2007 653 Spur-Suppression Techniques for Frequency Synthesizers Che-Fu Liang, Student Member, IEEE, Hsin-Hua Chen, and
More informationDesign of Analog CMOS Integrated Circuits
Design of Analog CMOS Integrated Circuits Behzad Razavi Professor of Electrical Engineering University of California, Los Angeles H Boston Burr Ridge, IL Dubuque, IA Madison, WI New York San Francisco
More informationA fast lock-in all-digital phase-locked loop in 40-nm CMOS technology
LETTER IEICE Electronics Express, Vol.13, No.17, 1 10 A fast lock-in all-digital phase-locked loop in 40-nm CMOS technology Ching-Che Chung a) and Chi-Kuang Lo Department of Computer Science & Information
More informationRECENT advances in integrated circuit (IC) technology
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 3, MARCH 2007 247 A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy Volodymyr
More informationThe Designer s Guide to Jitter in Ring Oscillators
The Designer s Guide to Jitter in Ring Oscillators The Designer s Guide Book Series Series Editor: Ken Kundert Cadence Design Systems San Jose, CA USA The Designer s Guide to Jitter in Ring Oscillators
More informationA Wide-Bandwidth 2.4GHz ISM Band Fractional-N PLL with Adaptive Phase Noise Cancellation. Outline
A Wide-Bandwidth 2.4GHz ISM Band Fractional-N PLL with Adaptive Phase Noise Cancellation Ashok Swaminathan,2, Kevin J. Wang, Ian Galton University of California, San Diego, CA 2 NextWave Broadband, San
More informationA fully digital clock and data recovery with fast frequency offset acquisition technique for MIPI LLI applications
LETTER IEICE Electronics Express, Vol.10, No.10, 1 7 A fully digital clock and data recovery with fast frequency offset acquisition technique for MIPI LLI applications June-Hee Lee 1, 2, Sang-Hoon Kim
More informationSPIRO SOLUTIONS PVT LTD
VLSI S.NO PROJECT CODE TITLE YEAR ANALOG AMS(TANNER EDA) 01 ITVL01 20-Mb/s GFSK Modulator Based on 3.6-GHz Hybrid PLL With 3-b DCO Nonlinearity Calibration and Independent Delay Mismatch Control 02 ITVL02
More informationDesign of Low Noise 16-bit CMOS Digitally Controlled Oscillator
Design of Low Noise 16-bit CMOS Digitally Controlled Oscillator Nitin Kumar #1, Manoj Kumar *2 # Ganga Institute of Technology & Management 1 nitinkumarvlsi@gmail.com * Guru Jambheshwar University of Science
More informationFlying-Adder Frequency and Phase Synthesis Architecture
Flying-Adder Frequency and Phase Synthesis Architecture Liming XIU Texas Instruments Inc, HPA/DAV 01/30/2005 February 15, 2005 Slide 1 What is it? An novel frequency synthesis architecture that takes a
More informationPHASE-LOCKED loops (PLLs) are widely used in many
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 3, MARCH 2011 149 Built-in Self-Calibration Circuit for Monotonic Digitally Controlled Oscillator Design in 65-nm CMOS Technology
More informationAnalysis of Complex Modulated Carriers Using Statistical Methods
Analysis of Complex Modulated Carriers Using Statistical Methods Richard H. Blackwell, Director of Engineering, Boonton Electronics Abstract... This paper describes a method for obtaining and using probability
More informationSection 1. Fundamentals of DDS Technology
Section 1. Fundamentals of DDS Technology Overview Direct digital synthesis (DDS) is a technique for using digital data processing blocks as a means to generate a frequency- and phase-tunable output signal
More informationAC LAB ECE-D ecestudy.wordpress.com
PART B EXPERIMENT NO: 1 AIM: PULSE AMPLITUDE MODULATION (PAM) & DEMODULATION DATE: To study Pulse Amplitude modulation and demodulation process with relevant waveforms. APPARATUS: 1. Pulse amplitude modulation
More informationCase5:08-cv PSG Document Filed09/17/13 Page1 of 11 EXHIBIT
Case5:08-cv-00877-PSG Document578-15 Filed09/17/13 Page1 of 11 EXHIBIT N ISSCC 2004 Case5:08-cv-00877-PSG / SESSION 26 / OPTICAL AND Document578-15 FAST I/O / 26.10 Filed09/17/13 Page2 of 11 26.10 A PVT
More informationA Low Power, Small Area Cyclic Time-to-Digital Converter in All-Digital PLL for DVB-S2 Application
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.13, NO.2, APRIL, 2013 http://dx.doi.org/10.5573/jsts.2013.13.2.145 A Low Power, Small Area Cyclic Time-to-Digital Converter in All-Digital PLL for DVB-S2
More informationHigh Performance Digital Fractional-N Frequency Synthesizers. IEEE Distinguished Lecture Lehigh Valley SSCS Chapter
High Performance Digital Fractional-N Frequency Synthesizers IEEE Distinguished Lecture Lehigh Valley SSCS Chapter Michael H. Perrott October 2013 Copyright 2013 by Michael H. Perrott All rights reserved.
More informationTutorial: Quartz Crystal Oscillators & Phase- Locked Loops
Tutorial: Quartz Crystal Oscillators & Phase- Locked Loops Greg Armstrong (IDT) Dominik Schneuwly (Oscilloquartz) June 13th, 2016 1 Content 1. Quartz Crystal Oscillator (XO) Technology Quartz Crystal Overview
More informationA 0.449psec RMS Jitter All Digital Phase-Locked Loop
A 0.449psec RMS Jitter All Digital Phase-Locked Loop By Ayman Nabil Mohamed Basma Mourad Mohamed Ehab Mahmoud Helmy Hany Mohamed Amin Ingy Abdelhamid Mohamed Under the Supervision of Dr. Hassan Mostafa
More informationDigitally Controlled Oscillator for WiMAX in 40 nm
Digitally Controlled Oscillator for WiMAX in 40 nm Master s Thesis Armin Tavakol Digitally Controlled Oscillator for WiMAX in 40 nm THESIS submitted in partial fulfillment of the requirements for the
More informationINTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS
INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS FUNCTIONS OF A TRANSMITTER The basic functions of a transmitter are: a) up-conversion: move signal to desired RF carrier frequency.
More informationLecture 12. Carrier Phase Synchronization. EE4900/EE6720 Digital Communications
EE49/EE6720: Digital Communications 1 Lecture 12 Carrier Phase Synchronization Block Diagrams of Communication System Digital Communication System 2 Informatio n (sound, video, text, data, ) Transducer
More informationA Novel Hybrid Fast Switching Adaptive No Delay Tanlock Loop Frequency Synthesizer
A Novel Hybrid Fast Switching Adaptive No Delay Tanlock Loop Frequency Synthesizer Ehab Salahat, Saleh R. Al-Araji, Mahmoud Al-Qutayri Department of Electrical and Computer Engineering, Khalifa University,
More informationA 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider. Hamid Rategh, Hirad Samavati, Thomas Lee
A 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider Hamid Rategh, Hirad Samavati, Thomas Lee OUTLINE motivation introduction synthesizer architecture synthesizer building
More informationElectronic Warfare Receivers. and Receiving Systems. Richard A. Poisel ARTECH HOUSE BOSTON LONDON. artechhouse.com
Electronic Warfare Receivers and Receiving Systems Richard A. Poisel ARTECH HOUSE BOSTON LONDON artechhouse.com Table of Contents Preface Chapter 1 Receiving Systems and Receiving System Architectures
More informationA Cell-Based Design Methodology for Synthesizable RF/Analog Circuits
A Cell-Based Design Methodology for Synthesizable RF/Analog Circuits by Young Min Park A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Electrical
More informationA 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor
LETTER IEICE Electronics Express, Vol.9, No.24, 1842 1848 A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor Yangyang Niu, Wei Li a), Ning
More informationA Pulse-Based CMOS Ultra-Wideband Transmitter for WPANs
A Pulse-Based CMOS Ultra-Wideband Transmitter for WPANs Murat Demirkan* Solid-State Circuits Research Laboratory University of California, Davis *Now with Agilent Technologies, Santa Clara, CA 03/20/2008
More informationSV2C 28 Gbps, 8 Lane SerDes Tester
SV2C 28 Gbps, 8 Lane SerDes Tester Data Sheet SV2C Personalized SerDes Tester Data Sheet Revision: 1.0 2015-03-19 Revision Revision History Date 1.0 Document release. March 19, 2015 The information in
More informationISSCC 2006 / SESSION 13 / OPTICAL COMMUNICATION / 13.2
13.2 An MLSE Receiver for Electronic-Dispersion Compensation of OC-192 Fiber Links Hyeon-min Bae 1, Jonathan Ashbrook 1, Jinki Park 1, Naresh Shanbhag 2, Andrew Singer 2, Sanjiv Chopra 1 1 Intersymbol
More informationA 5 GHz DIGITALLY CONTROLLED SYNTHESIZER IN 90NM CMOS
A 5 GHz DIGITALLY CONTROLLED SYNTHESIZER IN 90NM CMOS By Bill Hamon A thesis submitted in partial fulfillment of the requirements for the degree of MASTER OF SCIENCE IN ELECTRICAL ENGINEERING WASHINGTON
More informationA Novel High Efficient Six Stage Charge Pump
A Novel High Efficient Six Stage Charge Pump based PLL Ms. Monica.B.J.C (Student) Department of ECE (Applied Electronics), Dhanalakshmi Srinivasan college of Engineering, Coimbatore, India. Ms. Yamuna.J
More informationDigital Communication Systems Engineering with
Digital Communication Systems Engineering with Software-Defined Radio Di Pu Alexander M. Wyglinski ARTECH HOUSE BOSTON LONDON artechhouse.com Contents Preface xiii What Is an SDR? 1 1.1 Historical Perspective
More informationISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 20.2 A Digitally Calibrated 5.15-5.825GHz Transceiver for 802.11a Wireless LANs in 0.18µm CMOS I. Bouras 1, S. Bouras 1, T. Georgantas
More informationBrief Course Description for Electrical Engineering Department study plan
Brief Course Description for Electrical Engineering Department study plan 2011-2015 Fundamentals of engineering (610111) The course is a requirement for electrical engineering students. It introduces the
More informationISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.3
ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.3 4.3 A Second-Order Semi-Digital Clock Recovery Circuit Based on Injection Locking M.-J. Edward Lee 1, William J. Dally 1,2,
More informationResearch Article A Low-Power Digitally Controlled Oscillator for All Digital Phase-Locked Loops
VLSI Design Volume 200, Article ID 94670, pages doi:0.55/200/94670 Research Article A Low-Power Digitally Controlled Oscillator for All Digital Phase-Locked Loops Jun Zhao and Yong-Bin Kim Department of
More informationFabricate a 2.4-GHz fractional-n synthesizer
University of Malaya From the SelectedWorks of Professor Mahmoud Moghavvemi Summer June, 2013 Fabricate a 2.4-GHz fractional-n synthesizer H Ameri Mahmoud Moghavvemi, University of Malaya a Attaran Available
More informationCONVERTERS IN POWER VOLTAGE-SOURCED SYSTEMS. Modeling, Control, and Applications IEEE UNIVERSITATSBIBLIOTHEK HANNOVER. Amirnaser Yazdani.
VOLTAGE-SOURCED CONVERTERS IN POWER SYSTEMS Modeling, Control, and Applications Amirnaser Yazdani University of Western Ontario Reza Iravani University of Toronto r TECHNISCHE INFORMATIONSBIBLIOTHEK UNIVERSITATSBIBLIOTHEK
More information10Gb/s PMD Using PAM-5 Trellis Coded Modulation
10Gb/s PMD Using PAM-5 Trellis Coded Modulation Oscar Agazzi, Nambi Seshadri, Gottfried Ungerboeck Broadcom Corp. 16215 Alton Parkway Irvine, CA 92618 1 Goals Achieve distance objective of 300m over existing
More informationECEN 720 High-Speed Links Circuits and Systems
1 ECEN 720 High-Speed Links Circuits and Systems Lab4 Receiver Circuits Objective To learn fundamentals of receiver circuits. Introduction Receivers are used to recover the data stream transmitted by transmitters.
More informationLabMaster Series TECHNOLOGIES. Unistep LabMaster Series PLL LOOP MODULE USER MANUAL. Copyright Unistep Technologies
TECHNOLOGIES LabMaster Series Unistep LabMaster Series PLL PHASE-LOCK LOOP MODULE USER MANUAL Copyright 2010 - Unistep Technologies User Manual PLL Phase-Lock Loop Module 2 PLL ~~~ PHASE--LLOCK LLOOP MODULLE
More informationDesign of Phase Locked Loop as a Frequency Synthesizer Muttappa 1 Akalpita L Kulkarni 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 03, 2015 ISSN (online): 2321-0613 Design of Phase Locked Loop as a Frequency Synthesizer Muttappa 1 Akalpita L Kulkarni
More information