Flying-Adder Frequency and Phase Synthesis Architecture
|
|
- Aleesha Lynch
- 6 years ago
- Views:
Transcription
1 Flying-Adder Frequency and Phase Synthesis Architecture Liming XIU Texas Instruments Inc, HPA/DAV 01/30/2005 February 15, 2005 Slide 1
2 What is it? An novel frequency synthesis architecture that takes a digital value and generates a signal of requested frequency (and phase) f (Hz) Continued February 15, 2005 Slide 2
3 Background Material This presentation is based on five papers: IEEE Journal of Solid-State Circuit, 06/2000, An Architecture of High Performance Frequency and Phase Synthesis. IEEE Trans. on VLSI, 10/2002, A Flying-Adder Architecture of Frequency and Phase Synthesis with Scalability. IEEE Trans. on Circuit & System II, 03/2003, A New Frequency Synthesis Method based on Flying-Adder Architecture. IEEE Journal of Solid-State Circuit, 03/2004, A Novel All Digital Phase Lock Loop with Software Adaptive Filter. IEEE Trans. on VLSI, 02/2005, A Flying-Adder Frequency Synthesis Architecture of Reducing VCO Stages. February 15, 2005 Slide 3
4 History Started in late 1998, MSP/Video Group. Being continuously refined/improved. Thanks to Hugh Mair February 15, 2005 Slide 4
5 Presentation Outline The principal Idea Implementation: First Generation Implementation: Second Generation Integer-Flying-Adder Architecture February 15, 2005 Slide 5
6 Principal Idea Using multiple equally-spaced phases generated from a VCO to synthesis various frequency and phase, by triggering the flip-flops at predestined time. Reference PFD CHARGE PUMP Filter VCO N DIVIDER Frequency and Phase FREQUENCY AND PHASE Z Control Word SYNTHESIZER Z_SHIFT Continued February 15, 2005 Slide 6
7 Principal Idea, continued VCO Output waveforms, for N=32 VCOOUT[0] VCOOUT[1] VCOOUT[2] VCOOUT[3] VCOOUT[30] VCOOUT[31] Continued February 15, 2005 Slide 7
8 Principal Idea, continued Triggering the flip-flop at predestined time to generate the desired frequency, by utilizing the multiple VCO outputs. VCOOUT <31:0> 32 to 1 MUX 123 D Q' Q f Hz bit Reg 10-bit Adder FREQ<9:0> Continued February 15, 2005 Slide 8
9 Numerical Example VCO running at MHz (6.4 ns) => = 6.4/32 = 0.2 (ns) Wanted: MHz, or T = 4.9 ns => FREQ[9:0] = T/(2 ) = 4.9/0.4 = = b Integer portion is used for selecting tick, fractional portion is for error accumulation. Continued February 15, 2005 Slide 9
10 Numerical Example, continued February 15, 2005 Slide 10
11 Key Facts VCO has to be in multiple-delay-stages style, single-ended or differential. The PLL/VCO is running at a fixed frequency, no loop dynamic responds requirement. Output frequency range, theoretically: (1/2)fvco <= fout <= (N/2)fvco In practice, the high-frequency is limited by the speed of the process in which this architecture is implemented. Has inherent jitter if fractional bits are used. Frequency resolution (step): δf = 2 k * * f 2 February 15, 2005 Slide 11
12 February 15, 2005 Slide 12 Inherent Jitter r M T FREQ or FREQ T + = = = /, * + = = 1)* ( * M T M T l s r P P r P l s l = = = 1 1 = = s l pk pk T T J 0 ) ( ) ( = + = T T P T T P J s s l l mean ) ( ) ( r r T T P T T P J s s l l rms = + =
13 Output frequency vs. FREQ (an example) February 15, 2005 Slide 13
14 Frequency divider and Phase divider To generate frequencies, divider can be used. But divider ratio has to be integer available frequencies are limited. Flying-Adder architecture can be viewed as phase divider which provides additional level of frequency divide more available frequencies. February 15, 2005 Slide 14
15 Presentation Outline The principal Idea Implementation: First Generation Implementation: Second Generation Integer-Flying-Adder Architecture February 15, 2005 Slide 15
16 Implementation: Problems Two problems: The glitch of the MUX VCOOUT <31:0> 32 to 1 MUX 123 D Q' Q Z The speed of the adder 10-bit Reg 10-bit Adder FREQ<9:0> February 15, 2005 Slide 16
17 The Glitch of the MUX IN0 IN1 IN2 Z IN31 Sel[4:0] IN0, IN21, IN31, Z Z February 15, 2005 Slide 17 t
18 Implementation: Two Paths FREQ_B<4:0> 5-bit Adder PATH_B 5-bit Reg CLK1 VCOOUT <31:0> D Q Q' Z D Q' Q 10-bit Reg CLK2 FREQ_A<9:0> 10-bit Adder PATH_A Continued February 15, 2005 Slide 18
19 Implementation: Two Paths Solved the glitch problem: the two paths are interlocked CLK1 CLK2 Path_A blocked MUX_A decoding Path_A open MUX_A stable Path_B open MUX_B stable Path_B blocked MUX_B decoding Continued February 15, 2005 Slide 19
20 Implementation: Two Paths Relaxed the constrain on adders => double the circuit speed One path generates the rising edge, the other for falling edge Accumulator in Path B Path B Path B Path A Path A Accumulator in Path A Continued February 15, 2005 Slide 20
21 Implementation: Two Paths This two paths architecture solved the previous two problems, but created a new problem: the synchronization of the two paths. In other words, MUX_A and MUX_B s address values are unrelated => duty cycle is uncontrollable. Path B Location unknown Depend on initial value Path A Path A February 15, 2005 Slide 21
22 Implementation: Synchronized FREQ_B<4:0> 5-bit Adder PATH_B 5-bit Reg CLK1 VCOOUT <31:0> D Q Q' Z D Q' Q 10-bit Reg CLK2 FREQ_A<9:0> 10-bit Adder PATH_A Continued February 15, 2005 Slide 22
23 Implementation: Synchronized Now MUX_B s address is related to MUX_A s New problem: Adder in PATH_B doesn t have full cycle to work Path B Adder in Path B Path B Path A Accumulator in Path A Path A February 15, 2005 Slide 23
24 Implementation: Pipelined FREQ<10:6> 5-bit Adder PATH_B 5-bit Reg 5-bit Reg CLK1 D Q VCOOUT <31:0> Q' Z t2 t3 t4 D Q' t5 Q t6 5-bit Reg t1 CLK2 10-bit Reg 10-bit Adder PATH_A Continued FREQ<9:0> February 15, 2005 Slide 24
25 Implementation: Pipelined Now both the accumulator in PATH_A and the adder in PATH_B have full cycle to work. Timing constrain: see below a t1+ t2+ t3 t ab t4+ t5+ t6 t bc b c February 15, 2005 Slide 25
26 Implementation: First Generation First generation development history: One Path Two Paths Synchronized Pipelined Key features of this architecture: interlocking between paths self-clocking pipeline February 15, 2005 Slide 26
27 Summary: The Advantages The output frequency can be changed instantly without any dynamic process. With enough fraction bits, any frequency within certain range can be generated with any accuracy. Phase shift version of the output signal can be generated. Output signal with various duty cycle can be generated. Since VCO running at fixed frequency, VCO and PLL design are much simplified, the PLL is much robust against temperature draft, process and voltage variation. The increment value can be modulated to produce a highly accurate and predictable spread spectrum clock source. February 15, 2005 Slide 27
28 Phase Synthesis: The idea 32 to 1 MUX D Q' Q Z VCOOUT <31:0> 10-bit Reg FREQ<9:0> 10-bit Adder FREQ_GEN 32 to 1 MUX D Q' Q Z_SHIFT 5-bit Reg PHASE<4:0> 5-bit Adder PHASE_GEN Continued February 15, 2005 Slide 28
29 Phase Synthesis: The idea The MUX address used in PHASE_GEN is the sum of the MUX_A s address and PHASE[4:0] The data used in DFF of PHASE_GEN is the same as data used in FREQ_GEN The Z_SHIFT is a delay version of Z. The delay amount: PHASE[4:0] * Z ϕ = PHASE[4:0] * Z_SHIFT February 15, 2005 Slide 29
30 <4:0> Phase Synthesis: Implementation 32-bit Adder PATH_B_SHIFT <5:0> >=31? '1' '0' 5-bit Adder 5-bit Reg 5-bit Reg DFTOUT_UP 5-bit Reg D Q VCOOUT <30:0> Q' Z_SHIFT Q' February 15, 2005 Slide 30 PHASE<4:0> LOW_TO_UP<4:0> FREQ<32:27> <5:0> >=31? 5-bit Reg 5-bit Reg 5-bit Adder '0' '1' 32-bit Adder <4:0> D DFTOUT_LOW Q PATH_A_SHIFT <5:0> >=31? 5-bit Adder 32-bit Adder '0' '1' <4:0>
31 Phase Synthesis: Problems Problems: Dead-zone Dual-stability February 15, 2005 Slide 31
32 Presentation Outline The principal Idea Implementation: First Generation Implementation: Second Generation Integer-Flying-Adder Architecture February 15, 2005 Slide 32
33 Second Generation Architecture The new architecture: the operating speed is greatly improved. has scalability for higher output frequency. has an internal node whose frequency is higher than that of the synthesized output. eliminates the dead-zone and dual-stability for phase synthesis. Continued February 15, 2005 Slide 33
34 Second Generation Architecture FREQ<10:6> 5-bit Adder PATH_B FREQ<32:28> EN bit Reg 5 Bits CLK2 5-bit Reg CLK1 5 Bits CLK1 D SET Q VCOOUT <31:0> CLR Q Z VCOOUT<31:0> 0 TRIGGER D CLK Q CLK1 CLK2 t3 t2 t4 SET D CLR Q t5 Q t6 1 CLK1 5-bit Reg t1 CLK2 5 Bits CLK2 10-bit Reg 32 Bits CLK2 10-bit Adder PATH_A FREQ<9:0> FREQ<31:0> February 15, 2005 Slide 34 EN + 32 Continued
35 Sec. Gen. Arch.: Scalability CLK 1 CLK CLK CNTL 2CLK D Q 3CLK 4 TRIGGER CLK Z SEL5 MUX 5 SEL1 MUX 1 MUX MUX SEL2 2 SEL3 3 SEL4 MUX 4 Tick[31:0] REG 1 + ADDER 1 CLK 1 CLK 1 REG 2 FREQ[31:0 ] FREQ[33:29] CLK 2 CLK ADDER + ADDER + 2 FREQ [32:28]+ FREQ[27] February 15, 2005 Slide 35 REG 3 3 CLK 3 CLK REG 4 FREQ[32:28]+ FREQ[33:29] CLK 4 CLK 1 ADDER 4 Continued
36 Sec. Gen. Arch.: Scalability Multiple paths (more than two) to relax the constrains on adders further -> higher output frequency Continued February 15, 2005 Slide 36
37 Sec. Gen. Arch.: Scalability The clocks signals and the mechanism of interlocking TRIGGER Z and SEL5[1:0] 01 MUX2 11 MUX3 10 MUX4 00 MUX1 01 MUX2 11 MUX3 10 MUX4 00 MUX1 01 MUX2 11 MUX3 CLK1 CLK2 CLK3 CLK4 February 15, 2005 Slide 37
38 Sec. Gen. Arch.: Phase Synthesis FREQ<32:28> + 5 FREQ<32:28> Bits INIT1 CLK2 5 Bits INIT2 CLK2 EN1 1 0 EN Bits CLK1 EN CLK2 D CLK Q EN1 5 Bits CLK1 EN1 CLK2 D CLK Q EN2 VCOOUT<31:0> 0 1 TRIGGER D CLK Q CLK1(Z) CLK2 VCOOUT<31:0> CLK1 0 TRIGGER EN2 D CLK Q CLK1 (Z_SHIFT) CLK2 CLK1 CLK1 5 Bits CLK2 5 Bits CLK2 EN1 0 1 EN2 0 1 INIT1 32 Bits CLK2 INIT2 32 Bits CLK FREQ<31:0 FREQ<31:0> February 15, 2005 > Slide 38 + Fig. 16. The circuitry for Z. Fig. 17. The circuitry for Z_SHIFT 32
39 Presentation Outline The principal Idea Implementation: First Generation Implementation: Second Generation Integer-Flying Flying-Adder Architecture February 15, 2005 Slide 39
40 Integer-Flying-Adder Architecture Issues with current architecture: since PLL/VCO is running at a fixed frequency => need fractional bits to achieve certain frequency, -> periodic carry-in bit, frequency modulation of the output signal, or, inherent jitter Continued February 15, 2005 Slide 40
41 Integer-Flying-Adder Architecture Idea: Make PLL programmable Get ride of fractional bit Eliminate the inherent jitter February 15, 2005 Slide 41
42 Integer-Flying-Adder: Method FREQ = T/ = 1/(f* ) = ((f in *N)/(f*P)) *M Using two integers, FREQ and M, to approximate a real number f. 2 <= FREQ <= 2N, M1 <= M <= M2 February 15, 2005 Slide 42
43 Integer-Flying-Adder: Algorithm The algorithm to search the best control parameters error_min = very_big_number for ( M 1 <=M<=M 2 ) { freq = ((fin*n)/(f*p))*m error = min( freq-floor(freq), ceiling(freq)-freq ) if (error < error_min ) { error_min = error M best = M if (freq floor(freq)) < 0.5 { FREQ = floor(freq) } else { FREQ = ceiling(freq) } } } February 15, 2005 Slide 43
44 Integer-Flying-Adder: Error Upper- Bound T-T /T = r* /T <= (1/2) * ((fin*n)/(f*p)) / (((fin*n)/(f*p))*m) = 1/(2*M) <= 1/(2*M 1 ) February 15, 2005 Slide 44
45 for (2<=F<=64) { for (M 1 <=M<=M 2 ) { F-M-seq(index) = M/F } } Integer-Flying-Adder: Error Distribution Envelope foreach M/F in F-M-sorted-seq(index) { F-M_curr = M/F p_max = 2/(F-M_curr + F-M_prev) e_max = (F-M_curr - F-M_prev)/( F-M_curr + F F-M_prev = F-M_curr } -M_prev) See paper on TCASII (3th paper) for mathematical prove Continued February 15, 2005 Slide 45
46 Integer-Flying-Adder: Error Distribution Envelope February 15, 2005 Slide 46
47 Integer-Flying-Adder: Error Distribution Envelope The effect of M2 on the error distribution envelope February 15, 2005 Slide 47
48 Integer-Flying-Adder: Summary Comparing to original architecture: eliminate the inherent jitter but the PLL loop need adjustment Comparing to Integer-N, the frequency range is much wider. Comparing to Fractional-N, no need to compensate the spurious signals. February 15, 2005 Slide 48
49 One Application Example: All Digital Phase Lock Loop flying-adder synthesizer All loop variables are digital values, no analog voltage! February 15, 2005 Slide 49
50 ADPLL: A New Idea FREQ1 Known high frequency Synthesizer1 f hi VCO Synthesizer2 f out f in Measure Frequency frequency of f in Conversion FREQ2 Flying-adder February 15, 2005 Slide 50
51 ADPLL: A New Idea Goal: fout = N * fin Procedure: Using synthesizer1 to generate a known high frequency fhi (e.g. > 500 MHz), by FREQ1. Using fhi to measure fin.( a simple counter) Get a frequency number of fin. Multiple this frequency number by N and convert it to FREQ2. Using synthesizer2 to generate the fout, by FREQ2. Advantage: fout is not directly related to fin electrically, noise in fin is isolated. PFD and filter are not required. Especially good for multiplying the input frequency to a large number (N is big). The VCO used for flying-adder synthesizers can be a very simple one with minimum analog complexity. Synthesis1 in above diagram can be a very simple one (no fractional part) February 15, 2005 Slide 51
52 Conclusion A novel frequency synthesis architecture is presented. This architecture can be used to generate many, many frequencies. February 15, 2005 Slide 52
53 F = p *M F + 1 F + 2 As M sweep As M sweep F F + 1 p, a required frequency February 15, 2005 Slide 53
A Flying-Adder Architecture of Frequency and Phase Synthesis With Scalability
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 5, OCTOBER 2002 637 A Flying-Adder Architecture of Frequency and Phase Synthesis With Scalability Liming Xiu, Member, IEEE,
More informationIntegrated Circuit Design for High-Speed Frequency Synthesis
Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
More informationf o Fig ECE 6440 Frequency Synthesizers P.E. Allen Frequency Magnitude Spectral impurity Frequency Fig010-03
Lecture 010 Introduction to Synthesizers (5/5/03) Page 010-1 LECTURE 010 INTRODUCTION TO FREQUENCY SYNTHESIZERS (References: [1,5,9,10]) What is a Synthesizer? A frequency synthesizer is the means by which
More informationA Fast Locking Digital Phase-Locked Loop using Frequency Difference Stage
International Journal of Engineering & Technology IJET-IJENS Vol:14 No:04 75 A Fast Locking Digital Phase-Locked Loop using Frequency Difference Stage Mohamed A. Ahmed, Heba A. Shawkey, Hamed A. Elsemary,
More informationA Compact, Low-Power Low- Jitter Digital PLL. Amr Fahim Qualcomm, Inc.
A Compact, Low-Power Low- Jitter Digital PLL Amr Fahim Qualcomm, Inc. 1 Outline Introduction & Motivation Digital PLL Architectures Proposed DPLL Architecture Analysis of DPLL DPLL Adaptive Algorithm DPLL
More informationTHE serial advanced technology attachment (SATA) is becoming
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 11, NOVEMBER 2007 979 A Low-Jitter Spread Spectrum Clock Generator Using FDMP Ding-Shiuan Shen and Shen-Iuan Liu, Senior Member,
More informationFPGA IMPLEMENTATION OF POWER EFFICIENT ALL DIGITAL PHASE LOCKED LOOP
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the International Conference on Emerging Trends in Engineering and Management (ICETEM14) ISSN 0976
More informationDigital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet
Digital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet Pedro Moreira University College London London, United Kingdom pmoreira@ee.ucl.ac.uk Pablo Alvarez pablo.alvarez@cern.ch
More informationSection 1. Fundamentals of DDS Technology
Section 1. Fundamentals of DDS Technology Overview Direct digital synthesis (DDS) is a technique for using digital data processing blocks as a means to generate a frequency- and phase-tunable output signal
More informationChoosing Loop Bandwidth for PLLs
Choosing Loop Bandwidth for PLLs Timothy Toroni SVA Signal Path Solutions April 2012 1 Phase Noise (dbc/hz) Choosing a PLL/VCO Optimized Loop Bandwidth Starting point for setting the loop bandwidth is
More information6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers
6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Bandwidth Constraints
More informationECEN620: Network Theory Broadband Circuit Design Fall 2012
ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 20: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 2 is on Friday Nov. 9 One double-sided 8.5x11
More informationA SiGe 6 Modulus Prescaler for a 60 GHz Frequency Synthesizer
A SiGe 6 Modulus Prescaler for a 6 GHz Frequency Synthesizer Noorfazila Kamal,YingboZhu, Said F. Al-Sarawi, Neil H.E. Weste,, and Derek Abbott The School of Electrical & Electronic Engineering, University
More informationExperimental Results for Low-Jitter Wide-Band Dual Cascaded Phase Locked Loop System
, October 0-, 010, San Francisco, USA Experimental Results for Low-Jitter Wide-Band Dual Cascaded Phase Locked Loop System Ahmed Telba and Syed Manzoor Qasim, Member, IAENG Abstract Jitter is a matter
More informationIntroduction to CMOS RF Integrated Circuits Design
VI. Phase-Locked Loops VI-1 Outline Introduction Basic Feedback Loop Theory Circuit Implementation VI-2 What is a PLL? A PLL is a negative feedback system where an oscillatorgenerated signal is phase and
More informationA Low Power VLSI Design of an All Digital Phase Locked Loop
A Low Power VLSI Design of an All Digital Phase Locked Loop Nakkina Vydehi 1, A. S. Srinivasa Rao 2 1 M. Tech, VLSI Design, Department of ECE, 2 M.Tech, Ph.D, Professor, Department of ECE, 1,2 Aditya Institute
More informationDigital Systems Design
Digital Systems Design Clock Networks and Phase Lock Loops on Altera Cyclone V Devices Dr. D. J. Jackson Lecture 9-1 Global Clock Network & Phase-Locked Loops Clock management is important within digital
More informationDESIGN OF HIGH FREQUENCY CMOS FRACTIONAL-N FREQUENCY DIVIDER
12 JAVA Journal of Electrical and Electronics Engineering, Vol. 1, No. 1, April 2003 DESIGN OF HIGH FREQUENCY CMOS FRACTIONAL-N FREQUENCY DIVIDER Totok Mujiono Dept. of Electrical Engineering, FTI ITS
More informationEE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces. Announcements
EE290C - Spring 04 Advanced Topics in Circuit Design High-Speed Electrical Interfaces Lecture 11 Components Phase-Locked Loops Viterbi Decoder Borivoje Nikolic March 2, 04. Announcements Homework #2 due
More informationECEN720: High-Speed Links Circuits and Systems Spring 2017
ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 12: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report #2 due Apr. 20 Expand
More informationINF4420 Phase locked loops
INF4420 Phase locked loops Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline "Linear" PLLs Linear analysis (phase domain) Charge pump PLLs Delay locked loops (DLLs) Applications Introduction
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN60: Network Theory Broadband Circuit Design Fall 014 Lecture 13: Frequency Synthesizer Examples Sam Palermo Analog & Mixed-Signal Center Texas A&M University Agenda Frequency Synthesizer Examples Design
More informationHigh Speed Communication Circuits and Systems Lecture 14 High Speed Frequency Dividers
High Speed Communication Circuits and Systems Lecture 14 High Speed Frequency Dividers Michael H. Perrott March 19, 2004 Copyright 2004 by Michael H. Perrott All rights reserved. 1 High Speed Frequency
More informationALL-DIGITAL FREQUENCY SYNTHESIZER IN DEEP-SUBMICRON CMOS
ALL-DIGITAL FREQUENCY SYNTHESIZER IN DEEP-SUBMICRON CMOS ROBERT BOGDAN STASZEWSKI Texas Instruments PORAS T. BALSARA University of Texas at Dallas WILEY- INTERSCIENCE A JOHN WILEY & SONS, INC., PUBLICATION
More informationBehavior Model of Noise Phase in a Phase Locked Loop Employing Sigma Delta Modulator
Behavior Model of Noise Phase in a Phase Locked Loop Employing Sigma Delta Modulator Tayebeh Ghanavati Nejad 1 and Ebrahim Farshidi 2 1,2 Electrical Department, Faculty of Engineering, Shahid Chamran University
More informationA FREQUENCY SYNTHESIZER STRUCTURE BASED ON COINCIDENCE MIXER
3 A FREQUENCY SYNTHESIZER STRUCTURE BASED ON COINCIDENCE MIXER Milan STORK University of West Bohemia UWB, P.O. Box 314, 30614 Plzen, Czech Republic stork@kae.zcu.cz Keywords: Coincidence, Frequency mixer,
More informationA DPLL-based per Core Variable Frequency Clock Generator for an Eight-Core POWER7 Microprocessor
A DPLL-based per Core Variable Frequency Clock Generator for an Eight-Core POWER7 Microprocessor José Tierno 1, A. Rylyakov 1, D. Friedman 1, A. Chen 2, A. Ciesla 2, T. Diemoz 2, G. English 2, D. Hui 2,
More informationDESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS
DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS Aman Chaudhary, Md. Imtiyaz Chowdhary, Rajib Kar Department of Electronics and Communication Engg. National Institute of Technology,
More informationDedication. To Mum and Dad
Dedication To Mum and Dad Acknowledgment Table of Contents List of Tables List of Figures A B A B 0 1 B A List of Abbreviations Abstract Chapter1 1 Introduction 1.1. Motivation Figure 1. 1 The relative
More informationA Sub-0.75 RMS-Phase-Error Differentially-Tuned Fractional-N Synthesizer with On-Chip LDO Regulator and Analog-Enhanced AFC Technique
A Sub-0.75 RMS-Phase-Error Differentially-Tuned Fractional-N Synthesizer with On-Chip LDO Regulator and Analog-Enhanced AFC Technique Lei Lu, Lingbu Meng, Liang Zou, Hao Min and Zhangwen Tang Fudan University,
More informationA 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS
A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS Diary R. Sulaiman e-mail: diariy@gmail.com Salahaddin University, Engineering College, Electrical Engineering Department Erbil, Iraq Key
More informationPLL Building Blocks. Presented by: Dean Banerjee, Wireless Applications Engineer
PLL Building Blocks Presented by: Dean Banerjee, Wireless Applications Engineer Phased-Locked Loop Building Blocks Basic PLL Operation VCO Dividers R Counter Divider Relation to Crystal Reference Frequency
More informationDelay-Locked Loop Using 4 Cell Delay Line with Extended Inverters
International Journal of Electronics and Electrical Engineering Vol. 2, No. 4, December, 2014 Delay-Locked Loop Using 4 Cell Delay Line with Extended Inverters Jefferson A. Hora, Vincent Alan Heramiz,
More informationDESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT
DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore
More informationPhase-Locked Loop Engineering Handbook for Integrated Circuits
Phase-Locked Loop Engineering Handbook for Integrated Circuits Stanley Goldman ARTECH H O U S E BOSTON LONDON artechhouse.com Preface Acknowledgments xiii xxi CHAPTER 1 Cetting Started with PLLs 1 1.1
More informationA New Phase-Locked Loop with High Speed Phase Frequency Detector and Enhanced Lock-in
A New Phase-Locked Loop with High Speed Phase Frequency Detector and Enhanced Lock-in HWANG-CHERNG CHOW and NAN-LIANG YEH Department and Graduate Institute of Electronics Engineering Chang Gung University
More informationDesign Implementation Description for the Digital Frequency Oscillator
Appendix A Design Implementation Description for the Frequency Oscillator A.1 Input Front End The input data front end accepts either analog single ended or differential inputs (figure A-1). The input
More informationDual Programmable Clock Generator
1I CD20 51 fax id: 3512 Features Dual Programmable Clock Generator Functional Description Two independent clock outputs ranging from 320 khz to 100 MHz Individually programmable PLLs use 22-bit serial
More informationDesigning of Charge Pump for Fast-Locking and Low-Power PLL
Designing of Charge Pump for Fast-Locking and Low-Power PLL Swati Kasht, Sanjay Jaiswal, Dheeraj Jain, Kumkum Verma, Arushi Somani Abstract The specific property of fast locking of PLL is required in many
More informationComputer Architecture Laboratory
304-487 Computer rchitecture Laboratory ssignment #2: Harmonic Frequency ynthesizer and FK Modulator Introduction In this assignment, you are going to implement two designs in VHDL. The first design involves
More informationSection 8. Replacing or Integrating PLL s with DDS solutions
Section 8. Replacing or Integrating PLL s with DDS solutions By Rick Cushing, Applications Engineer, Analog Devices, Inc. DDS vs Standard PLL PLL (phase-locked loop) frequency synthesizers are long-time
More informationDesign of a Frequency Synthesizer for WiMAX Applications
Design of a Frequency Synthesizer for WiMAX Applications Samarth S. Pai Department of Telecommunication R. V. College of Engineering Bangalore, India Abstract Implementation of frequency synthesizers based
More informationAnalysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition
Analysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition P. K. Rout, B. P. Panda, D. P. Acharya and G. Panda 1 Department of Electronics and Communication Engineering, School of Electrical
More informationVLSI Broadband Communication Circuits
Miscellaneous topics Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 16 Nov. 2007 Outline Optimal equalizers LMS adaptation Validity of PLL linear model
More informationnote application Fractional-N Synthesizers David Owen
David Owen application note IFR (and formerly Marconi Instruments) owns the key IPR associated with Fractional-N synthesis technology. This application note provides historical information on fractional-n
More informationA Novel Flying-Adder-Digital-to-Frequency-Converter-Based Large-N Frequency Multiplier
A Novel Flying-Adder-Digital-to-Frequency-Converter-Based Large-N Frequency Multiplier Wickham Chen, Student Member, IEEE, Ping Gui, Member, IEEE, Liming Xiu, Senior Member, IEEE Abstract In video and
More informationA 3 TO 30 MHZ HIGH-RESOLUTION SYNTHESIZER CONSISTING OF A DDS, DIVIDE-AND-MIX MODULES, AND A M/N SYNTHESIZER. Richard K. Karlquist
A 3 TO 30 MHZ HIGH-RESOLUTION SYNTHESIZER CONSISTING OF A DDS, -AND-MIX MODULES, AND A M/N SYNTHESIZER Richard K. Karlquist Hewlett-Packard Laboratories 3500 Deer Creek Rd., MS 26M-3 Palo Alto, CA 94303-1392
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 7: Phase Detector Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda HW2 is due Oct 6 Exam
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 16: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project descriptions are posted on the website Preliminary
More informationTaheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop
Engineering, Technology & Applied Science Research Vol. 7, No. 2, 2017, 1473-1477 1473 A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop Hamidreza Esmaeili Taheri Department of Electronics
More informationSudatta Mohanty, Madhusmita Panda, Dr Ashis kumar Mal
International Journal of Scientific & Engineering Research, Volume 5, Issue 5, May-2014 45 Design and Performance Analysis of a Phase Locked Loop using Differential Voltage Controlled Oscillator Sudatta
More informationHigh-frequency Wide-Range All Digital Phase Locked Loop in 90nm CMOS
Wright State University CORE Scholar Browse all Theses and Dissertations Theses and Dissertations 2011 High-frequency Wide-Range All Digital Phase Locked Loop in 90nm CMOS Prashanth Muppala Wright State
More informationDM74ALS169B Synchronous Four-Bit Up/Down Counters
Synchronous Four-Bit Up/Down Counters General Description These synchronous presettable counters feature an internal carry look ahead for cascading in high speed counting applications. The DM74ALS169B
More informationA Novel Hybrid Fast Switching Adaptive No Delay Tanlock Loop Frequency Synthesizer
A Novel Hybrid Fast Switching Adaptive No Delay Tanlock Loop Frequency Synthesizer Ehab Salahat, Saleh R. Al-Araji, Mahmoud Al-Qutayri Department of Electrical and Computer Engineering, Khalifa University,
More informationA LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE
A LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE MS. V.NIVEDITHA 1,D.MARUTHI KUMAR 2 1 PG Scholar in M.Tech, 2 Assistant Professor, Dept. of E.C.E,Srinivasa Ramanujan Institute
More informationIES Digital Mock Test
. The circuit given below work as IES Digital Mock Test - 4 Logic A B C x y z (a) Binary to Gray code converter (c) Binary to ECESS- converter (b) Gray code to Binary converter (d) ECESS- To Gray code
More informationPN9000 PULSED CARRIER MEASUREMENTS
The specialist of Phase noise Measurements PN9000 PULSED CARRIER MEASUREMENTS Carrier frequency: 2.7 GHz - PRF: 5 khz Duty cycle: 1% Page 1 / 12 Introduction When measuring a pulse modulated signal the
More informationA DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM
A DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM Item Type text; Proceedings Authors Rosenthal, Glenn K. Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationLecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1
Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery
More informationAll Digital Phase-Locked Loops, its Advantages and Performance Limitations
All Digital Phase-Locked Loops, its Advantages and Perormance Limitations Win Chaivipas, Philips Oh, and Akira Matsuawa Matsuawa Laboratory, Department o Physical Electronics, Tokyo Institute o Technology
More informationPhase-Locked Loops. Roland E. Best. Me Graw Hill. Sixth Edition. Design, Simulation, and Applications
Phase-Locked Loops Design, Simulation, and Applications Roland E. Best Sixth Edition Me Graw Hill New York Chicago San Francisco Lisbon London Madrid Mexico City Milan New Delhi San Juan Seoul Singapore
More informationA single-slope 80MS/s ADC using two-step time-to-digital conversion
A single-slope 80MS/s ADC using two-step time-to-digital conversion The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationEnhancing FPGA-based Systems with Programmable Oscillators
Enhancing FPGA-based Systems with Programmable Oscillators Jehangir Parvereshi, jparvereshi@sitime.com Sassan Tabatabaei, stabatabaei@sitime.com SiTime Corporation www.sitime.com 990 Almanor Ave., Sunnyvale,
More informationA 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection
A 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection Somnath Kundu 1, Bongjin Kim 1,2, Chris H. Kim 1 1
More informationAn Efficient Method for Implementation of Convolution
IAAST ONLINE ISSN 2277-1565 PRINT ISSN 0976-4828 CODEN: IAASCA International Archive of Applied Sciences and Technology IAAST; Vol 4 [2] June 2013: 62-69 2013 Society of Education, India [ISO9001: 2008
More informationResearch Article Design of an All-Digital Synchronized Frequency Multiplier Based on a Dual-Loop (D/FLL) Architecture
Hindawi Publishing Corporation VLSI Design Volume 22, Article ID 54622, 7 pages doi:.55/22/54622 Research Article Design of an All-Digital Synchronized Frequency Multiplier Based on a Dual-Loop (D/FLL)
More informationChapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL
Chapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL 2.1 Background High performance phase locked-loops (PLL) are widely used in wireless communication systems to provide
More informationChapter 2 Architectures for Frequency Synthesizers
Chapter 2 Architectures for Frequency Synthesizers 2.1 Overview This chapter starts with an overview of the conventional frequency synthesis techniques as well as the hybrid architectures that can be used
More informationModeling And Implementation of All-Digital Phase-Locked Loop Based on Vernier Gated Ring Oscillator Time-to-Digital Converter
Master s Thesis Modeling And Implementation of All-Digital Phase-Locked Loop Based on Vernier Gated Ring Oscillator Time-to-Digital Converter Ji Wang Department of Electrical and Information Technology,
More informationD f ref. Low V dd (~ 1.8V) f in = D f ref
A 5.3 GHz Programmable Divider for HiPerLAN in 0.25µm CMOS N. Krishnapura 1 & P. Kinget 2 Lucent Technologies, Bell Laboratories, USA. 1 Currently at Columbia University, New York, NY, 10027, USA. 2 Currently
More informationTHE UNIVERSITY OF NAIROBI
THE UNIVERSITY OF NAIROBI ELECTRICAL AND INFORMATION ENGINEERING DEPARTMENT FINAL YEAR PROJECT. PROJECT NO. 085. TITLE: A PHASE-LOCKED LOOP FREQUENCY SYNTHESIZER BY: TUNDULI W. MICHAEL F17/2143/2004. SUPERVISOR:
More informationCircuit Design for a 2.2 GByte/s Memory Interface
Circuit Design for a 2.2 GByte/s Memory Interface Stefanos Sidiropoulos Work done at Rambus Inc with A. Abhyankar, C. Chen, K. Chang, TJ Chin, N. Hays, J. Kim, Y. Li, G. Tsang, A. Wong, D. Stark Increasing
More informationDesigning Nano Scale CMOS Adaptive PLL to Deal, Process Variability and Leakage Current for Better Circuit Performance
International Journal of Innovative Research in Electronics and Communications (IJIREC) Volume 1, Issue 3, June 2014, PP 18-30 ISSN 2349-4042 (Print) & ISSN 2349-4050 (Online) www.arcjournals.org Designing
More informationISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.3
ISSCC 2003 / SESSION 10 / HIGH SPEE BUILING BLOCKS / PAPER 10.3 10.3 A 2.5 to 10GHz Clock Multiplier Unit with 0.22ps RMS Jitter in a 0.18µm CMOS Technology Remco C.H. van de Beek 1, Cicero S. Vaucher
More informationA GHz Wideband Sub-harmonically Injection- Locked PLL with Adaptive Injection Timing Alignment Technique
A 2.4 3.6-GHz Wideband Sub-harmonically Injection- Locked PLL with Adaptive Injection Timing Alignment Technique Abstract: This paper proposes a wideband sub harmonically injection-locked PLL (SILPLL)
More informationMODELING THE PHASE STEP RESPONSE OF BANG-BANG DIGITAL PLLS
MODELING THE PHASE STEP RESPONSE OF BANG-BANG DIGITAL PLLS Moataz Abdelfattah Supervised by: AUC Prof. Yehea Ismail Dr. Maged Ghoniema Intel Dr. Mohamed Abdel-moneum (Industry Mentor) Outline Introduction
More informationICS PLL BUILDING BLOCK
Description The ICS673-01 is a low cost, high performance Phase Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled
More informationINF3430 Clock and Synchronization
INF3430 Clock and Synchronization P.P.Chu Using VHDL Chapter 16.1-6 INF 3430 - H12 : Chapter 16.1-6 1 Outline 1. Why synchronous? 2. Clock distribution network and skew 3. Multiple-clock system 4. Meta-stability
More informationSSCG with Hershey-Kiss modulation profile using Dual Sigma-Delta modulators
SSCG with Hershey-Kiss modulation profile using Dual Sigma-Delta modulators Hyung-Min Park, Hyun-Bae Jin, and Jin-Ku Kang a) School of Electronics Engineering, Inha University 253 Yonghyun-dong, Nam-Gu,
More informationTHE SELF-BIAS PLL IN STANDARD CMOS
THE SELF-BIAS PLL IN STANDAD CMOS Miljan Nikolić, Milan Savić, Predrag Petković Laboratory for Electronic Design Automation, Faculty of Electronic Engineering, University of Niš, Aleksandra Medvedeva 14.,
More informationDesign and Implementation of Programmable Sine Wave Generator for Wireless Applications using PSK/FSK Modulation Technique
Design and Implementation of Programmable Sine Wave Generator for Wireless Applications using PSK/FSK Modulation Technique Santosh Kumar Acharya Ajit Kumar Mohanty Prashanta Kumar Dehury Department of
More informationMultiple Reference Clock Generator
A White Paper Presented by IPextreme Multiple Reference Clock Generator Digitial IP for Clock Synthesis August 2007 IPextreme, Inc. This paper explains the concept behind the Multiple Reference Clock Generator
More informationFFT Analysis, Simulation of Computational Model and Netlist Model of Digital Phase Locked Loop
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 10 April 2016 ISSN (online): 2349-784X FFT Analysis, Simulation of Computational Model and Netlist Model of Digital Phase
More informationR Using the Virtex Delay-Locked Loop
Application Note: Virtex Series XAPP132 (v2.4) December 20, 2001 Summary The Virtex FPGA series offers up to eight fully digital dedicated on-chip Delay-Locked Loop (DLL) circuits providing zero propagation
More informationA 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider. Hamid Rategh, Hirad Samavati, Thomas Lee
A 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider Hamid Rategh, Hirad Samavati, Thomas Lee OUTLINE motivation introduction synthesizer architecture synthesizer building
More informationDesign and Implementation of Phase Locked Loop using Current Starved Voltage Controlled Oscillator in GPDK 90nM
International Journal of Advanced Research Foundation Website: www.ijarf.com, Volume 2, Issue 7, July 2015) Design and Implementation of Phase Locked Loop using Starved Voltage Controlled Oscillator in
More informationSPUR REDUCTION TECHNIQUES IN DIRECT DIGITAL SYNTHESIZERS
Published in the Proceedings of the 1993 International Frequency Control Symposium. SPUR REDUCTION TECHNIQUES IN DIRECT DIGITAL SYNTHESIZERS Victor S. Reinhardt Hughes Space and Communications Company
More informationAmerican International Journal of Research in Science, Technology, Engineering & Mathematics
American International ournal of Research in Science, Technology, Engineering & Mathematics Available online at http://www.iasir.net ISSN (Print): 2328-3491, ISSN (Online): 2328-3580, ISSN (CD-ROM): 2328-3629
More informationChapter V Phase Locked Loops for High Frequency Transmitters and Receivers
Chapter V Phase Locked Loops for High Frequency Transmitters and Receivers By Mike Curtin PLL Basics A phase-locked loop is a feedback system combining a voltage controlled oscillator and a phase comparator
More informationLecture 7: Components of Phase Locked Loop (PLL)
Lecture 7: Components of Phase Locked Loop (PLL) CSCE 6933/5933 Instructor: Saraju P. Mohanty, Ph. D. NOTE: The figures, text etc included in slides are borrowed from various books, websites, authors pages,
More informationDM74AS169A Synchronous 4-Bit Binary Up/Down Counter
Synchronous 4-Bit Binary Up/Down Counter General Description These synchronous presettable counters feature an internal carry look ahead for cascading in high speed counting applications. The DM74AS169
More informationExperiment No. 3 Pre-Lab Phase Locked Loops and Frequency Modulation
Experiment No. 3 Pre-Lab Phase Locked Loops and Frequency Modulation The Pre-Labs are informational and although they follow the procedures in the experiment, they are to be completed outside of the laboratory.
More informationPhase Locked Loop Design for Fast Phase and Frequency Acquisition
Phase Locked Loop Design for Fast Phase and Frequency Acquisition S.Anjaneyulu 1,J.Sreepavani 2,K.Pramidapadma 3,N.Varalakshmi 4,S.Triven 5 Lecturer,Dept.of ECE,SKU College of Engg. & Tech.,Ananthapuramu
More informationA Low-Noise Phase-Locked Loop Design by Loop Bandwidth Optimization
A Low-Noise Phase-Locked Loop Design by Loop Bandwidth Optimization 유병민 High-Speed Circuits & Systems Lab. 1/19 Content 1. Introduction 2. PLL jitter analysis 3. Design examples 4. Experimental results
More informationLow Power Phase Locked Loop Design with Minimum Jitter
Low Power Phase Locked Loop Design with Minimum Jitter Krishna B. Makwana, Prof. Naresh Patel PG Student (VLSI Technology), Dept. of ECE, Vishwakarma Engineering College, Chandkheda, Gujarat, India Assistant
More informationA fast programmable frequency divider with a wide dividing-ratio range and 50% duty-cycle
A fast programmable frequency divider with a wide dividing-ratio range and 50% duty-cycle Mo Zhang a), Syed Kamrul Islam b), and M. Rafiqul Haider c) Department of Electrical & Computer Engineering, University
More informationHighly Reliable Frequency Multiplier with DLL-Based Clock Generator for System-On-Chip
Highly Reliable Frequency Multiplier with DLL-Based Clock Generator for System-On-Chip B. Janani, N.Arunpriya B.E, Dept. of Electronics and Communication Engineering, Panimalar Engineering College/ Anna
More informationOBSOLETE FUNCTIONAL BLOCK DIAGRAM V DD 1 V DD 1 V P 2 V P 11-BIT IF B-COUNTER 6-BIT IF A-COUNTER 14-BIT IF R-COUNTER 14-BIT IF R-COUNTER
a FEATURES ADF4216: 550 MHz/1.2 GHz ADF4217: 550 MHz/2.0 GHz ADF4218: 550 MHz/2.5 GHz 2.7 V to 5.5 V Power Supply Selectable Charge Pump Currents Selectable Dual Modulus Prescaler IF: 8/9 or 16/17 RF:
More informationEuropean Conference on Nanoelectronics and Embedded Systems for Electric Mobility
European Conference on Nanoelectronics and Embedded Systems for Electric Mobility ecocity emotion 24-25 th September 2014, Erlangen, Germany Low Power Consideration in Transceiver Design for Internet of
More information