Minimizing Spurious Tones in Digital Delta-Sigma Modulators
|
|
- Rebecca McCormick
- 5 years ago
- Views:
Transcription
1 Minimizing Spurious Tones in Digital Delta-Sigma Modulators
2 ANALOG CIRCUITS AND SIGNAL PROCESSING Series Editors: Mohammed Ismail Mohamad Sawan For other titles published in this series, go to
3 Kaveh Hosseini Michael Peter Kennedy Minimizing Spurious Tones in Digital Delta-Sigma Modulators 123
4 Kaveh Hosseini Cypress Semiconductor Cork, Ireland Michael Peter Kennedy University College Cork Cork, Ireland ISBN e-isbn DOI / Springer New York Dordrecht Heidelberg London Library of Congress Control Number: c Springer Science+Business Media, LLC 2011 All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden. The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights. Printed on acid-free paper Springer is part of Springer Science+Business Media (
5 To Monireh, Mohammad Saleh, Samira (K.H.) To Rossana (M.P.K.)
6
7 Preface Analog Delta Sigma Modulators (ADSM) have been extensively analyzed and used in the context of analog-to-digital conversion; however, less attention has been paid to Digital Delta Sigma Modulators (DDSM) which are commonly used in digitalto-analog conversion and fractional-n frequency synthesis. Motivated by this fact, combined with their widespread use in wireless transceivers, we aim to demystify an important aspect of some popular DDSM structures, namely the existence of spurious tones due to the inherent periodicity of signals in DDSMs with constant inputs. The architectures under investigation include Multi-stAge noise SHaping (MASH), Single Quantizer (SQ) and Error Feedback (EF) DDSMs. A DDSM is a finite state machine (FSM); it is implemented using finite precision arithmetic units and the number of available states is finite. A deterministic FSM has a deterministic rule for transitioning from each state to the next. If the input is constant, the most complex behavior the DDSM can exhibit is a trajectory that visits each state once before repeating; in fact, the output must always be constant or periodic. Therefore, the DDSM always produces a periodic output signal (a cycle) when the input is constant. Furthermore, the quantization error signal (commonly called the quantization noise) is also periodic in this case. When the length of the cycle is short, the average power of the quantization noise in the DDSM is spread over a small number of discrete tones. According to Parseval s relation, the shorter the cycle length is, the fewer tones there are, and consequently the higher the power per tone. Undesirable tones of this type in DDSMs are called spurious tones or spurs. If the cycle length is sufficiently large and the quantization noise samples between cycles are sufficiently randomized, the shaped output quantization noise spectrum becomes indistinguishable in practice from a continuous spectrum. There are two classes of techniques for maximizing cycle lengths in DDSMs: stochastic and deterministic. The stochastic approach to maximizing cycle lengths is to use a pseudo-random dither sequence to disrupt periodic cycles. Dithering breaks up the cycles and increases the effective cycle length, resulting in smooth noise-shaped spectra. While the stochastic solution increases the cycle length, as required, it inherently adds noise to the spectrum; care must be taken to minimize the effects of this additional noise. By contrast, the objective of deterministic approaches is to guarantee maximum cycle lengths by design, without the need vii
8 viii Preface for an external dithering signal. In this book, we focus primarily on deterministic techniques. InChapter 1, we explain briefly the concept of noise shaping in delta-sigma (DS) modulators. Then, we explain the problem which we address. The main contributions of the book are summarized at the end of this chapter. In Chapter 2, we describe delta-sigma modulation (DSM) and provide an overview of two applications for DDSMs, namely digital-to-analog converters and fractional-n frequency synthesizers. In Chapter 3, we review popular dithering techniques. Then, considering deterministic techniques, we provide an overview of some deterministic techniques for maximizing cycle lengths and we provide mathematical proofs concerning these. In Chapters 4 and 5, we describe a deterministic technique for maximizing cycle lengths in MASH, SQ and EFM DDSMs. This work was supported in part by Science Foundation Ireland under grants 02/IN.1/I45 and 08/IN1/I854. Cork, Ireland March 2011 Kaveh Hosseini M. Peter Kennedy
9 Contents 1 Introduction Contributions of This Book DDSM and Applications Principles of Delta-Sigma Modulation SQNR Classification of Delta-Sigma Modulators Continuous-Time (CT) Analog Modulator Discrete-Time (DT) Analog Modulator Discrete-Time Digital Modulators DDSM Architectures Single Quantizer DDSMs Error Feedback Modulators MASH Topology Delta-Sigma DAC Phase-Locked Loop Frequency Synthesizers Integer-N Frequency Synthesizers Fractional-N Frequency Synthesizers Spurious Tones Simulink Models and MATLAB Codes for DDSMs SQ-DDSM Multi-Level EFM MASH Summary Conventional Techniques for Maximizing Cycle Lengths Introduction Stochastic Techniques Nonshaped LSB Dithering LSB Dithering in SQ-DDSMs LSB Dithering in the MASH DDSM Other Schemes of Dithering ix
10 x Contents 3.3 Deterministic Techniques Setting Predefined Initial Conditions Example Mathematical Analysis First Order Modulator Higher Order Modulators Calculation of Cycle Lengths for MASH DDSMs Using Prime Modulus Quantizers Notes on MATLAB Simulations How to Calculate the Cycle Length Summary Maximizing Cycle Lengths by Architecture Modification Introduction Modified First Order Error Feedback Modulator Maximized Cycle Length MASH Modulators (HK-MASH) Performance Comparison of Different Maximized MASH DDSMs Spectral Investigation Experimental Results Relative Hardware Complexity Song and Park Cycle Lengthening Architecture Summary HK-EFM and HK-SQ-DDSM Introduction HK-EFM Conventional Architecture HK Architecture Maximum Cycle Length EFMs Architecture Cycle Lengths Spectral Investigation Maximum Cycle Length Single-Quantizer DDSMs Architecture Simulation Results Implementation Issues Summary Appendix A Calculating the Mean and Variance of the Error Signal in Mid-Tread and 1-Bit Quantizers A.1 Mid-Tread Quantizer A.2 1-Bit Quantizer
11 Contents xi Appendix B Mathematical Analysis of the HK-MASH DDSM B.1 Proof of the Cycle Length for the Modified First Order Delta Sigma Modulator B.2 Proof of the Cycle Length for the HK-MASH Modulator B.2.1 Modified Second Order Modulator B.2.2 Modified Third Order and Higher Order Modulators References Index
12
13 Acronyms AC ADC ADSL ADSM CP CMOS CT CS DAC DC DCS DDS DDSM DFT DTFS DR DT DS DSM DTFS EFM FD FFT FPGA FS FSM GCD IF LC LFSR LO LPF Alternating Current; in this book, it denotes a time-varying signal Analog-to-Digital Converter Asymmetric Digital Subscriber Line Analog Delta Sigma Modulator Charge Pump Complementary Metal Oxide Semiconductor Continuous Time Current Steering Digital-to-Analog Converter Direct Current; here it denotes a constant signal Digital Cellular System Direct Digital Synthesis Digital Delta Sigma Modulator Discrete Fourier Transform Discrete Time Fourier Series Dynamic Range Discrete Time Delta Sigma Delta Sigma Modulation Discrete Time Fourier Series Error Feedback Modulator Frequency Divider Fast Fourier Transform Field-Programmable Gate Array Frequency Synthesizer Finite State Machine Greatest Common Divisor Interpolation Filter Limit Cycle Linear Feedback Shift Register Local Oscillator Low Pass Filter xiii
14 xiv Acronyms LSB MASH MSB NL NTF OSR PD PDF PFD PLL PRBS PSD QNOB RBW RC RF SFDR SNR SQNR SQ SC STF UMTS VCO VDSL WLAN Least Significant Bit Multi-stAge noise SHaping Most Significant Bit Noise shaping Loop Noise Transfer Function OverSampling Ratio Phase Detector Probability Density Function Phase Frequency Detector Phase Locked Loop Pseudo Random Binary Sequence Power Spectral Density Quantizer Number Of Bits Resolution BandWidth Resistor Capacitor Radio Frequency Spurious Free Dynamic Range Signal-to-Noise Ratio Signal-to-Quantization-Noise Ratio Single Quantizer Switched Capacitor Signal Transfer Function Universal Mobile Telecommunications System Voltage Controlled Oscillator Very high bitrate Digital Subscriber Line Wireless Local Area Network
SpringerBriefs in Electrical and Computer Engineering
SpringerBriefs in Electrical and Computer Engineering More information about this series at http://www.springer.com/series/10059 David Fouto Nuno Paulino Design of Low Power and Low Area Passive Sigma
More informationFREQUENCY synthesizers based on phase-locked loops
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 8, AUGUST 2007 725 Reduced Complexity MASH Delta Sigma Modulator Zhipeng Ye, Student Member, IEEE, and Michael Peter Kennedy,
More informationIntegrated Circuit Design for High-Speed Frequency Synthesis
Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency
More informationANALOG CIRCUITS AND SIGNAL PROCESSING
ANALOG CIRCUITS AND SIGNAL PROCESSING Series Editors Mohammed Ismail, The Ohio State University Mohamad Sawan, École Polytechnique de Montréal For further volumes: http://www.springer.com/series/7381 Yongjian
More informationChapter 2 DDSM and Applications
Chapter DDSM and Applications. Principles of Delta-Sigma Modulation In order to explain the concept of noise shaping in detail, we start with a stand-alone quantizer (see Fig..a) with a small number of
More informationA Novel Implementation of Dithered Digital Delta-Sigma Modulators via Bus-Splitting
B. Fitzgibbon, M.P. Kennedy, F. Maloberti: "A Novel Implementation of Dithered Digital Delta- Sigma Modulators via Bus- Splitting"; IEEE International Symposium on Circuits, ISCAS 211, Rio de Janeiro,
More informationSpringerBriefs in Electrical and Computer Engineering
SpringerBriefs in Electrical and Computer Engineering For further volumes: http://www.springer.com/series/10059 Vikram Arkalgud Chandrasetty VLSI Design A Practical Guide for FPGA and ASIC Implementations
More informationDESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS
DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,
More informationInstitutionen för systemteknik
Institutionen för systemteknik Department of Electrical Engineering Examensarbete Investigation of Mechanisms for Spur Generation in Fractional-N Frequency Synthesizers Examensarbete utfört i Elektroniksystem
More informationOn the Study of Improving Noise Shaping Techniques in Wide Bandwidth Sigma Delta Modulators
On the Study of Improving Noise Shaping Techniques in Wide Bandwidth Sigma Delta Modulators By Du Yun Master Degree in Electrical and Electronics Engineering 2013 Faculty of Science and Technology University
More informationSmart AD and DA Conversion
Smart AD and DA Conversion ANALOG CIRCUITS AND SIGNAL PROCESSING Consulting Editor: Mohammed Ismail. Ohio State University For other titles published in this series, go to www.springer.com/series/7381
More informationSYSTEMATIC DESIGN OF SIGMA-DELTA ANALOG-TO-DIGITAL CONVERTERS
SYSTEMATIC DESIGN OF SIGMA-DELTA ANALOG-TO-DIGITAL CONVERTERS THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE Related Titles: ANALOG CIRCUITS AND SIGNAL PROCESSING Consulting Editor:
More informationAppendix A Comparison of ADC Architectures
Appendix A Comparison of ADC Architectures A comparison of continuous-time delta-sigma (CT ), pipeline, and timeinterleaved (TI) SAR ADCs which target wide signal bandwidths (greater than 100 MHz) and
More informationINF4420. ΔΣ data converters. Jørgen Andreas Michaelsen Spring 2012
INF4420 ΔΣ data converters Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Oversampling Noise shaping Circuit design issues Higher order noise shaping Introduction So far we have considered
More informationVariation Tolerant On-Chip Interconnects
Variation Tolerant On-Chip Interconnects ANALOG CIRCUITS AND SIGNAL PROCESSING Series Editors: Mohammed Ismail. The Ohio State University Mohamad Sawan. École Polytechnique de Montréal For further volumes:
More informationBluetooth based Synthesizer for Wireless Sensor Measurement Applicable in Health Net Environment
Bulletin of Environment, Pharmacology and Life Sciences Bull. Env. Pharmacol. Life Sci., Vol 3 [10] September 2014: 99-104 2014 Academy for Environment and Life Sciences, India Online ISSN 2277-1808 Journal
More informationAcronyms. ADC analog-to-digital converter. BEOL back-end-of-line
Acronyms ADC analog-to-digital converter BEOL back-end-of-line CDF cumulative distribution function CMOS complementary metal-oxide-semiconductor CPU central processing unit CR charge-redistribution CS
More informationRF and Baseband Techniques for Software Defined Radio
RF and Baseband Techniques for Software Defined Radio Peter B. Kenington ARTECH HOUSE BOSTON LONDON artechhouse.com Contents Preface Scope of This Book Organisation of the Text xi xi xi Acknowledgements
More informationAnalog Circuits and Signal Processing
Analog Circuits and Signal Processing Series Editors Mohammed Ismail Department of Electrical & Computer Engineering, The Ohio State University, Dublin, Ohio, USA Mohamad Sawan École Polytechnique de Montréal,
More informationData Converters. Springer FRANCO MALOBERTI. Pavia University, Italy
Data Converters by FRANCO MALOBERTI Pavia University, Italy Springer Contents Dedicat ion Preface 1. BACKGROUND ELEMENTS 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 The Ideal Data Converter Sampling 1.2.1 Undersampling
More informationUnderstanding Delta-Sigma Data Converters
Understanding Delta-Sigma Data Converters Richard Schreier Analog Devices, Inc. Gabor C. Temes Oregon State University OlEEE IEEE Press iwiley- INTERSCIENCE A JOHN WILEY & SONS, INC., PUBLICATION Foreword
More informationAutomated Multi-Camera Surveillance Algorithms and Practice
Automated Multi-Camera Surveillance Algorithms and Practice The International Series in Video Computing Series Editor: Mubarak Shah, Ph.D University of Central Florida Orlando, Florida Automated Multi-Camera
More informationAnalog Devices perpetual ebook license Artech House copyrighted material.
Software-Defined Radio for Engineers For a listing of recent titles in the Artech House Mobile Communications, turn to the back of this book. Software-Defined Radio for Engineers Travis F. Collins Robin
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationNPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering.
NPTEL Syllabus VLSI Data Conversion Circuits - Video course COURSE OUTLINE This course covers the analysis and design of CMOS Analog-to-Digital and Digital-to-Analog Converters,with about 7 design assigments.
More informationMETHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS
METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS with Case Studies by Marc Pastre Ecole Polytechnique Fédérale
More informationDSM Fractional-N PLLs Spur Optimization
1. Introduction DSM Fractional-N PLLs Spur Optimization Peregrine s Delta-Sigma modulated (DSM) Fractional-N PLLs include PE9763, PE83363 and some of new products yet to be released. They all have excellent
More informationThe Designer s Guide to Jitter in Ring Oscillators
The Designer s Guide to Jitter in Ring Oscillators The Designer s Guide Book Series Series Editor: Ken Kundert Cadence Design Systems San Jose, CA USA The Designer s Guide to Jitter in Ring Oscillators
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationPhase-Locked Loop Engineering Handbook for Integrated Circuits
Phase-Locked Loop Engineering Handbook for Integrated Circuits Stanley Goldman ARTECH H O U S E BOSTON LONDON artechhouse.com Preface Acknowledgments xiii xxi CHAPTER 1 Cetting Started with PLLs 1 1.1
More informationALL-DIGITAL FREQUENCY SYNTHESIZER IN DEEP-SUBMICRON CMOS
ALL-DIGITAL FREQUENCY SYNTHESIZER IN DEEP-SUBMICRON CMOS ROBERT BOGDAN STASZEWSKI Texas Instruments PORAS T. BALSARA University of Texas at Dallas WILEY- INTERSCIENCE A JOHN WILEY & SONS, INC., PUBLICATION
More informationANALOG CMOS FILTERS FOR VERY HIGH FREQUENCIES
ANALOG CMOS FILTERS FOR VERY HIGH FREQUENCIES THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE ANALOG CIRCUITS AND SIGNAL PROCESSING Consulting Editor Mohammed Ismail Ohio State University
More informationChapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL
Chapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL 2.1 Background High performance phase locked-loops (PLL) are widely used in wireless communication systems to provide
More information6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers
6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Bandwidth Constraints
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationA Clock Regenerator using Two 2 nd Order Sigma-Delta Modulators for Wide Range of Dividing Ratio
http://dx.doi.org/10.5573/jsts.2012.12.1.10 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.12, NO.1, MARCH, 2012 A Clock Regenerator using Two 2 nd Order Sigma-Delta Modulators for Wide Range of
More information2011/12 Cellular IC design RF, Analog, Mixed-Mode
2011/12 Cellular IC design RF, Analog, Mixed-Mode Mohammed Abdulaziz, Mattias Andersson, Jonas Lindstrand, Xiaodong Liu, Anders Nejdel Ping Lu, Luca Fanori Martin Anderson, Lars Sundström, Pietro Andreani
More informationPHASELOCK TECHNIQUES INTERSCIENCE. Third Edition. FLOYD M. GARDNER Consulting Engineer Palo Alto, California A JOHN WILEY & SONS, INC.
PHASELOCK TECHNIQUES Third Edition FLOYD M. GARDNER Consulting Engineer Palo Alto, California INTERSCIENCE A JOHN WILEY & SONS, INC., PUBLICATION CONTENTS PREFACE NOTATION xvii xix 1 INTRODUCTION 1 1.1
More informationAnalysis and Design of Autonomous Microwave Circuits
Analysis and Design of Autonomous Microwave Circuits ALMUDENA SUAREZ IEEE PRESS WILEY A JOHN WILEY & SONS, INC., PUBLICATION Contents Preface xiii 1 Oscillator Dynamics 1 1.1 Introduction 1 1.2 Operational
More informationAnalysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop
Analysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop J. Handique, Member, IAENG and T. Bezboruah, Member, IAENG 1 Abstract We analyzed the phase noise of a 1.1 GHz phaselocked loop system for
More informationTHE UNIVERSITY OF NAIROBI
THE UNIVERSITY OF NAIROBI ELECTRICAL AND INFORMATION ENGINEERING DEPARTMENT FINAL YEAR PROJECT. PROJECT NO. 085. TITLE: A PHASE-LOCKED LOOP FREQUENCY SYNTHESIZER BY: TUNDULI W. MICHAEL F17/2143/2004. SUPERVISOR:
More informationAnalog-to-Digital Converters
EE47 Lecture 3 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationHigh-Linearity CMOS. RF Front-End Circuits
High-Linearity CMOS RF Front-End Circuits Yongwang Ding Ramesh Harjani iigh-linearity CMOS tf Front-End Circuits - Springer Library of Congress Cataloging-in-Publication Data A C.I.P. Catalogue record
More informationFractional N Frequency Synthesis
Fractional N Frequency Synthesis 1.0 Introduction The premise of fractional N frequency synthesis is to use a feedback (N) counter that can assume fractional values. In many applications, this allows a
More informationTUNABLE MISMATCH SHAPING FOR QUADRATURE BANDPASS DELTA-SIGMA DATA CONVERTERS. Waqas Akram and Earl E. Swartzlander, Jr.
TUNABLE MISMATCH SHAPING FOR QUADRATURE BANDPASS DELTA-SIGMA DATA CONVERTERS Waqas Akram and Earl E. Swartzlander, Jr. Department of Electrical and Computer Engineering University of Texas at Austin Austin,
More informationAdvanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs
Advanced AD/DA converters Overview Why ΔΣ DACs ΔΣ DACs Architectures for ΔΣ DACs filters Smoothing filters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Advanced
More informationMULTI-BIT DELTA-SIGMA MODULATION TECHNIQUE FOR FRACTIONAL-N FREQUENCY SYNTHESIZERS WOOGEUN RHEE
MULTI-BIT DELTA-SIGMA MODULATION TECHNIQUE FOR FRACTIONAL-N FREQUENCY SYNTHESIZERS BY WOOGEUN RHEE B.S., Seoul National University, 1991 M.S., University of California at Los Angeles, 1993 THESIS Submitted
More informationChoosing the Best ADC Architecture for Your Application Part 3:
Choosing the Best ADC Architecture for Your Application Part 3: Hello, my name is Luis Chioye, I am an Applications Engineer with the Texas Instruments Precision Data Converters team. And I am Ryan Callaway,
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN60: Network Theory Broadband Circuit Design Fall 014 Lecture 13: Frequency Synthesizer Examples Sam Palermo Analog & Mixed-Signal Center Texas A&M University Agenda Frequency Synthesizer Examples Design
More informationPhase-Locked Loops. Roland E. Best. Me Graw Hill. Sixth Edition. Design, Simulation, and Applications
Phase-Locked Loops Design, Simulation, and Applications Roland E. Best Sixth Edition Me Graw Hill New York Chicago San Francisco Lisbon London Madrid Mexico City Milan New Delhi San Juan Seoul Singapore
More informationACTIVE SWITCHED-CAPACITOR LOOP FILTER. A Dissertation JOOHWAN PARK
FRACTIONAL-N PLL WITH 90 o PHASE SHIFT LOCK AND ACTIVE SWITCHED-CAPACITOR LOOP FILTER A Dissertation by JOOHWAN PARK Submitted to the Office of Graduate Studies of Texas A&M University in partial fulfillment
More informationBehavior Model of Noise Phase in a Phase Locked Loop Employing Sigma Delta Modulator
Behavior Model of Noise Phase in a Phase Locked Loop Employing Sigma Delta Modulator Tayebeh Ghanavati Nejad 1 and Ebrahim Farshidi 2 1,2 Electrical Department, Faculty of Engineering, Shahid Chamran University
More informationWireless Communication Electronics by Example
Wireless Communication Electronics by Example Robert Sobot Wireless Communication Electronics by Example 123 Robert Sobot Electrical and Computer Engineering Western University London, ON Canada ISBN 978-3-319-02870-5
More informationFiber Optics Engineering
Fiber Optics Engineering For further volumes: http://www.springer.com/series/6976 Optical Networks Series Editor: Biswanath Mukherjee University of California, Davis Davis, CA Mohammad Azadeh Fiber Optics
More informationACTA DIGITAL Δ-Σ MODULATION. Maciej Borkowski C 306 VARIABLE MODULUS AND TONAL BEHAVIOUR IN A FIXED-POINT DIGITAL ENVIRONMENT UNIVERSITATIS OULUENSIS
OULU 2008 C 306 ACTA Maciej Borkowski UNIVERSITATIS OULUENSIS C TECHNICA DIGITAL Δ-Σ MODULATION VARIABLE MODULUS AND TONAL BEHAVIOUR IN A FIXED-POINT DIGITAL ENVIRONMENT FACULTY OF TECHNOLOGY, DEPARTMENT
More informationSigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC
Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise
More informationCombining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A. Johns
1224 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 12, DECEMBER 2008 Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A.
More informationA FREQUENCY SYNTHESIZER STRUCTURE BASED ON COINCIDENCE MIXER
3 A FREQUENCY SYNTHESIZER STRUCTURE BASED ON COINCIDENCE MIXER Milan STORK University of West Bohemia UWB, P.O. Box 314, 30614 Plzen, Czech Republic stork@kae.zcu.cz Keywords: Coincidence, Frequency mixer,
More informationApplication of Evolutionary Algorithms for Multi-objective Optimization in VLSI and Embedded Systems
Application of Evolutionary Algorithms for Multi-objective Optimization in VLSI and Embedded Systems M.C. Bhuvaneswari Editor Application of Evolutionary Algorithms for Multi-objective Optimization in
More informationDesign of a Frequency Synthesizer for WiMAX Applications
Design of a Frequency Synthesizer for WiMAX Applications Samarth S. Pai Department of Telecommunication R. V. College of Engineering Bangalore, India Abstract Implementation of frequency synthesizers based
More informationMultiple Reference Clock Generator
A White Paper Presented by IPextreme Multiple Reference Clock Generator Digitial IP for Clock Synthesis August 2007 IPextreme, Inc. This paper explains the concept behind the Multiple Reference Clock Generator
More informationUltra-Wideband Radio Frequency Identification Systems
Ultra-Wideband Radio Frequency Identification Systems wwwwwwwwwwwwwwww Faranak Nekoogar Farid Dowla Ultra-Wideband Radio Frequency Identification Systems Faranak Nekoogar Lawrence Livermore National Laboratory
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationA Straightforward - Fractional-N Phase-Locked Loop HDL Design for RF Applications
A Straightforward - Fractional-N Phase-Locked Loop HDL Design for RF Applications AHMED EL OUALKADI, DENIS FLANDRE Department of Electrical Engineering Université Catholique de Louvain Maxwell Building,
More informationSigma-Delta Fractional-N Frequency Synthesis
Sigma-Delta Fractional-N Frequency Synthesis Scott Meninger Michael Perrott Massachusetts Institute of Technology June 7, 2004 Copyright 2004 by Michael H. Perrott All rights reserved. Note: Much of this
More informationADVANCES in VLSI technology result in manufacturing
INTL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2013, VOL. 59, NO. 1, PP. 99 104 Manuscript received January 8, 2013; revised March, 2013. DOI: 10.2478/eletel-2013-0012 Rapid Prototyping of Third-Order
More informationLecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1
Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery
More informationFaster than Nyquist Signaling
Faster than Nyquist Signaling Deepak Dasalukunte Viktor Öwall Fredrik Rusek John B. Anderson Faster than Nyquist Signaling Algorithms to Silicon 123 Deepak Dasalukunte Lantiq Bangalore, India Fredrik
More informationCMOS Active Inductors and Transformers. Principle, Implementation, and Applications
CMOS Active Inductors and Transformers Principle, Implementation, and Applications Fei Yuan CMOS Active Inductors and Transformers Principle, Implementation, and Applications Fei Yuan Department of Electrical
More informationDesign of a Sigma Delta modulator for wireless communication applications based on ADSL standard
Design of a Sigma Delta modulator for wireless communication applications based on ADSL standard Mohsen Beiranvand 1, Reza Sarshar 2, Younes Mokhtari 3 1- Department of Electrical Engineering, Islamic
More informationADVANCED POWER RECTIFIER CONCEPTS
ADVANCED POWER RECTIFIER CONCEPTS B. Jayant Baliga ADVANCED POWER RECTIFIER CONCEPTS B. Jayant Baliga Power Semiconductor Research Center North Carolina State University Raleigh, NC 27695-7924, USA bjbaliga@unity.ncsu.edu
More informationModulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies
A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.
More informationRELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE
RELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE Mehdi Taghizadeh and Sirus Sadughi Department of Electrical Engineering, Science and Research Branch,
More informationIF-Sampling Digital Beamforming with Bit-Stream Processing. Jaehun Jeong
IF-Sampling Digital Beamforming with Bit-Stream Processing by Jaehun Jeong A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Electrical Engineering)
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationThe Economics of Information, Communication, and Entertainment
The Economics of Information, Communication, and Entertainment The Impacts of Digital Technology in the 21st Century Series Editor Darcy Gerbarg President, DVI, Ltd. Senior Fellow Columbia Institute for
More informationRF AND MICROWAVE CIRCUIT DESIGN FOR WIRELESS COMMUNICATIONS. Lawrence E. Larson editor. Artech House Boston London
RF AND MICROWAVE CIRCUIT DESIGN FOR WIRELESS COMMUNICATIONS Lawrence E. Larson editor Artech House Boston London CONTENTS Preface xi Chapter 1 An Overview 1 1.1 Introduction 1 1.2 Markets and Frequencies
More informationA K-Delta-1-Sigma Modulator for Wideband Analog-to-Digital Conversion
A K-Delta-1-Sigma Modulator for Wideband Analog-to-Digital Conversion Abstract : R. Jacob Baker and Vishal Saxena Department of Electrical and Computer Engineering Boise State University jbaker@boisestate.edu
More informationBandPass Sigma-Delta Modulator for wideband IF signals
BandPass Sigma-Delta Modulator for wideband IF signals Luca Daniel (University of California, Berkeley) Marco Sabatini (STMicroelectronics Berkeley Labs) maintain the same advantages of BaseBand converters
More informationA VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping
A VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.
More informationA High Dynamic Range Digitally- Controlled Oscillator (DCO) for All-DPLL systems is. Samira Jafarzade 1, Abumoslem Jannesari 2
A High Dynamic Range Digitally- Controlled Oscillator (DCO) for All-Digital PLL Systems Samira Jafarzade 1, Abumoslem Jannesari 2 Received: 2014/7/5 Accepted: 2015/3/1 Abstract In this paper, a new high
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More informationReal-time FPGA realization of an UWB transceiver physical layer
University of Wollongong Research Online University of Wollongong Thesis Collection 1954-2016 University of Wollongong Thesis Collections 2005 Real-time FPGA realization of an UWB transceiver physical
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationADVANCED WAVEFORM GENERATION TECHNIQUES FOR ATE
ADVANCED WAVEFORM GENERATION TECHNIQUES FOR ATE Christopher D. Ziomek Emily S. Jones ZTEC Instruments, Inc. 7715 Tiburon Street NE Albuquerque, NM 87109 Abstract Comprehensive waveform generation is an
More informationFabricate a 2.4-GHz fractional-n synthesizer
University of Malaya From the SelectedWorks of Professor Mahmoud Moghavvemi Summer June, 2013 Fabricate a 2.4-GHz fractional-n synthesizer H Ameri Mahmoud Moghavvemi, University of Malaya a Attaran Available
More informationE E Verification and Control of Hybrid Systems
E E Verification and Control of Hybrid Systems Paulo Tabuada Verification and Control of Hybrid Systems A Symbolic Approach Foreword by Rajeev Alur Paulo Tabuada Department of Electrical Engineering University
More informationTheory of Telecommunications Networks
Theory of Telecommunications Networks Anton Čižmár Ján Papaj Department of electronics and multimedia telecommunications CONTENTS Preface... 5 1 Introduction... 6 1.1 Mathematical models for communication
More informationLecture 10, ANIK. Data converters 2
Lecture, ANIK Data converters 2 What did we do last time? Data converter fundamentals Quantization noise Signal-to-noise ratio ADC and DAC architectures Overview, since literature is more useful explaining
More informationESE 531: Digital Signal Processing
ESE 531: Digital Signal Processing Lec 12: February 21st, 2017 Data Converters, Noise Shaping (con t) Lecture Outline! Data Converters " Anti-aliasing " ADC " Quantization " Practical DAC! Noise Shaping
More informationA Triple-mode Sigma-delta Modulator Design for Wireless Standards
0th International Conference on Information Technology A Triple-mode Sigma-delta Modulator Design for Wireless Standards Babita R. Jose, P. Mythili, Jawar Singh *, Jimson Mathew * Cochin University of
More informationDesign of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications
RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication
More informationModeling and Design of a Novel Integrated Band-Pass Sigma-Delta Modulator
Modeling and Design of a Novel Integrated Band-Pass Sigma-Delta Modulator Lukas Fujcik 1, Jiri Haze 1, Radimir Vrba 1, Jiri Forejtek 1, Pavel Zavoral 1, Roman Prokop 1, Linus Michaeli 2 1 Dept. of Microelectronics,
More information! Multi-Rate Filter Banks (con t) ! Data Converters. " Anti-aliasing " ADC. " Practical DAC. ! Noise Shaping
Lecture Outline ESE 531: Digital Signal Processing! (con t)! Data Converters Lec 11: February 16th, 2017 Data Converters, Noise Shaping " Anti-aliasing " ADC " Quantization "! Noise Shaping 2! Use filter
More informationINTRODUCTION TO DELTA-SIGMA ADCS
ECE37 Advanced Analog Circuits Lecture INTRODUCTION TO DELTA-SIGMA ADCS Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS
More informationDry Etching Technology for Semiconductors. Translation supervised by Kazuo Nojiri Translation by Yuki Ikezi
Dry Etching Technology for Semiconductors Translation supervised by Kazuo Nojiri Translation by Yuki Ikezi Kazuo Nojiri Dry Etching Technology for Semiconductors Kazuo Nojiri Lam Research Co., Ltd. Tokyo,
More informationCMOS Test and Evaluation
CMOS Test and Evaluation Manjul Bhushan Mark B. Ketchen CMOS Test and Evaluation A Physical Perspective Manjul Bhushan OctEval Hopewell Junction, NY, USA Mark B. Ketchen OcteVue Hadley, MA, USA ISBN 978-1-4939-1348-0
More informationTime-interleaved Analog-to-Digital Converters
Time-interleaved Analog-to-Digital Converters ANALOG CIRCUITS AND SIGNAL PROCESSING SERIES Consulting Editor: Mohammed Ismail. Ohio State University For other titles published in this series, go to www.springer.com/series/7381
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More information