System Implementation of a CMOS vision chip for visual recovery
|
|
- Solomon Patrick
- 6 years ago
- Views:
Transcription
1 System Implementation of a CMOS vision chip for visual recovery Akihiro Uehara a, David C. Ng, Tetsuo Furumiya, Keiichi Isakari, Keiichiro Kagawa, Takashi Tokuda, Jun Ohta, Masahiro Nunoshita Nara Institute of Science and Technology, Takayama, Ikoma, Nara, JAPAN ABSTRACT We have developed a CMOS vision chip, an image sensor with pixel-level signal processing, to replace photoreceptor cells in the retina. In this paper, we describe a pixel-level signal processing, which is to control on the stimulus waveform and the amount of the electrical injection charge. Our CMOS vision chip is an array of a pixel, which consists of a photo detector, a pulse shaper, and a current stimulus circuit. The photo detector circuit generates a pulse frequency modulated (PFM) pulse, which frequency is proportional to the intensity of the incoming light [1][2]. The PFM photo detector is also modified to restrict the maximum frequency of PFM pulse signal for safety neural stimulation [3]. The PFM pulse signal should be converted into suitable waveform for efficient neural stimulation. We have employed a pulse shaper to generate one stimulus pulse from one PFM pulse. The pulse parameters (i.e., pulse duration, polarity, etc) of the output pulse signal are controlled by the external signal. For the electrical neural stimulus, the stimulus intensity is given by the amount of the electrical injection charge. The amount of the injection charge should be enough to evoke a phosphene but should be low to avoid the damage of the retinal tissue caused by the excess charge injection. In our prototyped CMOS vision chip, the stimulus current amplitude is used to control the amount of charge. The 6-bit binary-weighted digital-to-analog converter (DAC) with 2µA resolution is used to control the stimulus current amplitude. Keywords: Retinal prosthesis device, CMOS vision chip, pulse frequency modulation 1. INTRODUCTION The feasibility of visual prostheses by electrical stimulation has aroused a great interest. Thousands of people are suffered from retina degeneration for retinitis pigmentosa (RP), and age-related macular degeneration (AMD) [4]. In the cases, photoreceptors are degenerated, however the rest of the neural tissues of the retina are still alive. To recover the vision, visual prosthesis by electrical stimulation of the remaining retinal layer has been discussed [5][6]. Retinal prosthesis devices are classified in the viewpoint of implantation place: epiretinal and subretinal. In the epiretinal approach, a device is placed in contact with the nerve fiber layer, while in the subretinal approach, a device is placed underneath the retina [7]. Our approach is the development of electrical devices that could be implanted in the subretinal space as shown in Fig. 1 [8]. The reason why we introduce a subretinal approach is as follow: The device stimulates the early stage of the visual system so that potentially high resolution input to the outer retina could be achieved. A simple photodiode array has been used as an implantable device in the subretinal space mainly due to its simple configuration without power supply [8]. The photo current is directly injected into the retinal neurons. However, due to poor photosensitivity, photo current is not large enough to excite the retinal neurons. We have proposed and fabricated the PFM vision chip. In our prototyped PFM vision chip, a photodiode is used with integration mode to gain high photosensitivity. A pixel consists of a photo detector, a signal processor, a current stimulus circuit and a stimulus electrode. A Frequency of the photo detector is proportionate to the intensity of a Permanent address: Nidek Co.,Ltd., 73-1 Hama, Gamagori, Aichi, JAPAN
2 incoming light. The control signal restricts the range of the frequency, which is desired for the stimulation of the retinal neuron. The pulse shaper circuit generates the electric pulses with a suitable waveform for stimulation. The stimulus current amplitude is selected according to the 6-bit current register of a pixel. The current stimulus circuit is injecting and sinking current source to synthesize biphasic stimulus current. Implantable Vision Chip in Subretinal Space Implantable Vision Chip Objects Eyeball Amacrine Cells Pigment Epithelium Horizontal Cells Power Supply (Light or Electromagnetic Induction) Retina Ganglion Cells Bipolar Cells Photoreceptor Cells 0.3~0.4mm Figure 1: Concept drawing of implanted vision chip in subretinal space 2. PROTOTYPPED PULSE FREQUENCY MODULATION PIXEL 2.1 PIXEL BLOCK DIAGRAM The block diagram of a pixel is shown in Fig. 2. A pixel consists of a pulse generator, a pulse shaper, and a current stimulus circuit with DAC. To effectively stimulate the retinal cells, controllability of stimulus pulse parameters such as anodic and cathodic pulse duration and the amplitude, and interphase delay is required. In our approach, pulse duration is fixed. The pulse amplitude is used to control amount of the injection charge per pulse. The stimulus pulse frequency is the function of the incident light intensity. RETINA A PIXEL Stimulus pulse timing External power supply Electric Stimulation Current driver Pulse shaper DAC Pulse generator Electrode Memory Retinal Neurons Light from the Outside Figure 2: Block diagram of a pixel
3 Pulse shaping circuit is triggered by the PFM output, this circuits puts out an arbitrary waveform, which is common among the pixels. Once PFM output triggers the pulse shaping circuit, the pulse shaper generates one stimulus pulse. The current stimulus circuit injects a stimulus current into the retinal tissue which waveform is given by the pulse shaper. Fig. 3 shows the prototyped pixel circuit. A pixel has a size 850 µm 300 µm using 0.6 µm 2P3M CMOS process. Figure 3: Microphotograph of the prototyped PFM pixel 100µm 2.2 PFM WITH LIMITED BANDWIDTH OF OUTPUT PULSE FREQUENCY The PFM vision chip is an array of the PFM photo sensor. The PFM photo sensor utilizes representation of output pulses, in which analog intensity of the incident light is converted into pulse frequency. Fig. 4 shows schematic diagram of a PFM photo sensor with a short inverter chain that forms an oscillator with self-resetting. The PFM photo sensor operates like a ring oscillator. The photodiode (PD) acts as a variable current source whose intensity depends on the incoming light, thus the output frequency changes. Vp M pleak VDD 6/0.6 φ1 φ2 Others: 1/0.6(nMOS) 3/0.6(pMOS) Tr. Size =W/L. Vn 0.8/80 M nleak 0.8/26 2/0.6(n) 6/0.6(p) ST 17.5µm sq. (PD) 1µm sq. (Aperture) S 1 S 2 C 1=350fF 2/0.6(n) 6/0.6(p) INV1 INV2 C 2=350fF 7-Bit Binary PFM_OUT counter I[1:7] I[0] Q PFM_OUT φ1 φ2 VSS Period T Sel[2:0] Figure 4: Schematic diagram of the PFM photo detection circuit
4 PFM pulses of a high frequency cause an exceeding charge injection. Charge injection over the threshold is not desirable, because exceeding charge injection could damage the retinal neurons. PFM pulses of a low frequency could cause unsuitable flicker, thus unusual low frequency is not desirable. The frequency of PFM pulses should be restricted within a certain range so that suitable amount of charge is injected into the retinal neurons. To control the characteristics between the light intensity and output pulse frequency, we modified PFM photo sensor. We applied a switched capacitor methodology to a conventional PFM photo sensor as shown in Fig. 4. A series of switched capacitor is inserted between the Schmitt trigger and the inverter chain. In this configuration, the output voltage changes only when S2 turns on. Thus, the upper limit of PFM pulses is given by the frequency of timing pulse 2. M nleak as a current sink forces the cathode voltage of the PD to discharge, so that the lower frequency limit is determined. M pleak as a current source is used to compensate the dark current of the PD. The upper and lower limits of the pulse frequency range are denoted by I nleak f min, (1) ( CPDVth + td I R ) f 1 C1 max. 2RscC = (2) SC 2C2T Here C 1 and C 2 are capacitors of the switched capacitor filter shown in Fig. 4, and R sc and C sc are equivalent resistance and capacitance of the switched capacitor filter. Introduction of the switched capacitor filter enables us to determine arbitrary delay of the feedback loop td=r sc C sc independently of a fabrication process. Light adaptation is the necessary function for the retinal prosthesis device. In other words, photo sensitivity of a pixel should be controllable. Frequency divider with division ratio (2 power by n) is implemented by 7-bit binary counter and 7-input multiplexer. 2.3 STIMULUS PULSE SYNCHRONIZATION The PFM signal is an asynchronous pulse signal. If the stimulus pulse current is asynchronous, extraordinary large power dissipation may occur when all pixels output stimulus current. To avoid this large power dissipation, the stimulus pulse timing should be synchronized. The circuit diagram of the synchronous stimulus pulse shaper is shown in Fig.5 and timing chart is shown in Fig. 6. When the signal PosOut is positive, the current stimulus circuit outputs anodic current into the retinal tissue, and when the signal NegOut is positive, it outputs cathodic current. PFM output signal PFM_OUT is latched in every rising edge of the clock. By the detection of the rising edge of PFM_OUT, the pulse sharper circuit gets into the output enable state (t1 in Fig. 6). When the pulse shaper is in the output enable state, the input signals, PosTim and NegTim, are output to PosOut and NegOut respectively. (t2 in Fig. 6). The pulse shaper gets into the initial state when CLR is positive (t3 in Fig. 6). Thus, the rising edge of PFM_OUT causes to output one stimulus pulse. PFM_OUT D Q C /Q D C Q /Q 0 D Q PosOut CLK CLR C /Q NegOut PosTim NegTim Figure 5: Schematic diagram of pulse shaper
5 t1 t2 t3 t4 t5 t6 t7 CLK PFM_OUT CLR PosTim NegTim PosOut NegOut Figure 6: Timing diagram of the pulse shaper 2.5 CURRENT STIMULUS CIRCUIT The current stimulus circuit is illustrated in Fig. 7. The stimulator is based on a 6-bit binary-weighted DAC which consists of 6 parallel current sources. Each pixel has a 6-bit register file which corresponding bit switches the associated current source. Thus, the stimulus current amplitude is configured through the register file by the external control circuit. The pulse shaper output signal, PosOut and NegOut, controls the stimulus current sourcing and sinking timing. If the reference electrode is connected to GND, dual supply is required to generate biphasic stimulus current. The voltage of the reference electrode is kept to one half of the supply voltage so that we can create a biphasic current pulse from a single voltage supply. Pixel current driver 120/4 50/4 DAC data 6 Bias current 64/6 32/6 2/6 10/0.6 PosOut NegOut Stimulus Electrode 120/4 50/4 Figure 7: Schematic diagram of the current stimulus circuit
6 3. MESUREMENT RESULTS 3.1 LIGHT ADAPTATION OF THE PFM PIXEL The experimental result of output frequency vs. incoming light intensity of PFM pixel is shown in Fig. 8. The highest frequency and the lowest frequency are restricted to 150Hz and 0.5Hz, respectively. Function of wide range light adaptation is achieved by dividing the PFM pulse with adequate division ratio Output frequency [Hz] n=1 n=4 n= Light intensity [lux] Figure 8: Experimental result of input light intensity vs. output pulse frequency. The experimental result of light adaptation of PFM pixel is shown in Fig. 9. The control circuit can configure the largest and smallest light intensity by setting adequate division ratio to the PFM pixel. Because the maximum division ratio of the prototyped pixel is 128, the range of light adaptation is about 20dB Light intensity [lux] fout = 100Hz fout = 10Hz Division factor Figure 9: PFM pixel characteristics of light adaptation.
7 3.2 CURRENT STIMULATION CIRCUIT DAC characteristic of a stimulus current circuit is shown in Fig. 10. The load impedance is 10kΩ and the maximum swing current is set to 200µA. The mismatch of sourcing and sinking stimulus current is less than 1% of the maximum swing current. Current Amplitude (ua) uA UP 200uA DN bit Data Figure 10: DAC characteristics. The load impedance is 10kΩ. 4. CONCLUSIONS We have developed a CMOS vision chip, an image sensor with pixel-level signal processing, to serve as a replacement for degenerated photoreceptor cells in the retina. Our aim is to develop a CMOS vision chip which is implanted under the sub-retinal space. Instead of the degenerated photorecepter, each pixel of the implanted CMOS vision chip detects incident light and injects electrical charge into the retinal tissue to evoke a number of phosphenes. To effectively stimulate the retinal cells, controllability of stimulus pulse parameters such as anodic and cathodic pulse duration and the amplitude, and interphase delay is required. In our approach, pulse duration is fixed. The pulse amplitude is used to control amount of the injected charge per pulse. The stimulus pulse frequency is the function of the incident light intensity. For that purpose, a pixel consists of a pulse generator, a pulse shaper, and a current stimulus circuit with DAC. The pulse generator utilizes representation of output pulses, in which analog intensity of the incident light is converted into pulse frequency. The frequency of PFM pulses should be restricted within a certain range so that suitable amount of charge is injected into the retinal neurons. Frequency divider with division ratio (2 power by n) is used to realize the light adaptation function. If the stimulus pulse current is asynchronous, extraordinary large power dissipation may occur when all pixels output stimulus current. To avoid this large power dissipation, the pulse shaper generates synchronized stimulus pulse. The stimulator is based on a 6-bit binary-weighted DAC which consists of 6 parallel current sources. The mismatch of sourcing and sinking stimulus current is less than 1% of the maximum swing current. ACKNOWLEDGEMENTS This work is supported by NEDO (New Energy Development Organization) in Japan. REFERENCE
8 1. J.Ohta et al., Jpn.J.Appl.Phys., 41, 2322, X.Q.Liu et al., Proc. of SPIE, 4306, Tetsuo Furumiya et al., Proc. of SPIE,4829, 969, J.G.HollyField et al., Retinal degenerative diseases and experimental therapy, Kluwer Academic/Plenum Publishers, E.Zrenner et al., Vision Res., 39, 2555, Alfred Stett et al., Vision Res., 40, 1785, Alan Y.Chow et al., IEEE Trans. Neural System and Rehabilitation Eng., 9, 86, E.Zrenner et al., Ophthalmic Res., 29, 269, phone ; fax ; Nara Institute of Science and Technology, Graduate School of Materials Science, Takayama-cho , Ikoma, Nara , JAPAN
A Light Amplitude Modulated Neural Stimulator Design with Photodiode
A Light Amplitude Modulated Neural Stimulator Design with Photodiode for Visual Prostheses Ji-Hoon Kim, Choul-Young Kim, and Hyoungho Ko* Department of Electronics, Chungnam National University, Daejeon,
More informationA highly flexible stimulator for a high acuity retinal prosthesis implemented in 65 nm CMOS process
A highly flexible stimulator for a high acuity retinal prosthesis implemented in 65 nm CMOS process Nhan Tran Submitted in total fulfillment of the requirements of the degree of Doctor of Philosophy August
More informationNeural Stimulation with Active Charge Balancing Feng Wang, Phuc-linh Nguyen, Jonathan Helm, Jimmy Zong
Neural Stimulation with Active Charge Balancing Feng Wang, Phuc-linh Nguyen, Jonathan Helm, Jimmy Zong Introduction We propose to design a micro-stimulation circuit cell for use in visual prosthesis applications.
More informationAn Arbitrary Waveform 16 Channel Neural Stimulator with Adaptive Supply Regulator in 0.35 µm HV CMOS for Visual Prosthesis
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.13, NO.1, FEBRUARY, 213 http://dx.doi.org/1.5573/jsts.213.13.1.79 An Arbitrary Waveform 16 Channel Neural Stimulator with Adaptive Supply Regulator
More informationSimulation of Electrode-Tissue Interface with Biphasic Pulse Train for Epiretinal Prosthesis
Simulation of Electrode-Tissue Interface with Biphasic Pulse Train for Epiretinal Prosthesis S. Biswas *1, S. Das 1,2, and M. Mahadevappa 2 1 Advaced Technology Development Center, Indian Institute of
More informationA low-power, generic biostimulator with arbitrary pulse shape, based on a central control core
LETTER IEICE Electronics Express, Vol.10, No.3, 1 10 A low-power, generic biostimulator with arbitrary pulse shape, based on a central control core Milad Faizollah 1a), Mousa Karimi 1, and Amir M. Sodagar
More informationPolarization-analyzing CMOS image sensor with embedded wire-grid polarizers
Polarization-analyzing CMOS image sensor with embedded wire-grid polarizers Takashi Tokuda, Hirofumi Yamada, Hiroya Shimohata, Kiyotaka, Sasagawa, and Jun Ohta Graduate School of Materials Science, Nara
More informationProbes and Electrodes Dr. Lynn Fuller Webpage:
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Probes and Electrodes Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035
More informationDemonstration of a Frequency-Demodulation CMOS Image Sensor
Demonstration of a Frequency-Demodulation CMOS Image Sensor Koji Yamamoto, Keiichiro Kagawa, Jun Ohta, Masahiro Nunoshita Graduate School of Materials Science, Nara Institute of Science and Technology
More informationQuad 12-Bit Digital-to-Analog Converter (Serial Interface)
Quad 1-Bit Digital-to-Analog Converter (Serial Interface) FEATURES COMPLETE QUAD DAC INCLUDES INTERNAL REFERENCES AND OUTPUT AMPLIFIERS GUARANTEED SPECIFICATIONS OVER TEMPERATURE GUARANTEED MONOTONIC OVER
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More informationMICROSTRIP PATCH ANTENNA FOR A RETINAL PROSTHESIS
MICROSTRIP PATCH ANTENNA FOR A RETINAL PROSTHESIS DR.S.RAGHAVAN*, G.ANANTHA KUMAR *Dr.S.Raghavan is a Senior Faculty of the Department of Electronics and Communication Engg., National Institute of Technology,
More informationChlorophyll a/b-chlorophyll a sensor for the Biophysical Oceanographic Sensor Array
Intern Project Report Chlorophyll a/b-chlorophyll a sensor for the Biophysical Oceanographic Sensor Array Mary Ma Mentor: Zbigniew Kolber August 21 st, 2003 Introduction Photosynthetic organisms found
More informationResearch on Self-biased PLL Technique for High Speed SERDES Chips
3rd International Conference on Machinery, Materials and Information Technology Applications (ICMMITA 2015) Research on Self-biased PLL Technique for High Speed SERDES Chips Meidong Lin a, Zhiping Wen
More informationAn implantable electrical stimulator for phrenic nerve stimulation
J. Biomedical Science and Engineering, 2012, 5, 141-145 JBiSE http://dx.doi.org/10.4236/jbise.2012.53018 Published Online March 2012 (http://www.scirp.org/journal/jbise/) An implantable electrical stimulator
More informationMultiplexer for Capacitive sensors
DATASHEET Multiplexer for Capacitive sensors Multiplexer for Capacitive Sensors page 1/7 Features Very well suited for multiple-capacitance measurement Low-cost CMOS Low output impedance Rail-to-rail digital
More informationAbstract. SINGH, PRAVEEN RAJAN. Micro-stimulator design for retinal prostheses. (under the
Abstract SINGH, PRAVEEN RAJAN. Micro-stimulator design for retinal prostheses. (under the direction of Dr. Wentai Liu.) The purpose of this research is to design an integrated circuit (IC) to stimulate
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 1 Memory and Advanced Digital Circuits - 2 Chapter 11 2 Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened.
More informationSG2525A SG3525A REGULATING PULSE WIDTH MODULATORS
SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS 8 TO 35 V OPERATION 5.1 V REFERENCE TRIMMED TO ± 1 % 100 Hz TO 500 KHz OSCILLATOR RANGE SEPARATE OSCILLATOR SYNC TERMINAL ADJUSTABLE DEADTIME CONTROL INTERNAL
More informationA 3-10GHz Ultra-Wideband Pulser
A 3-10GHz Ultra-Wideband Pulser Jan M. Rabaey Simone Gambini Davide Guermandi Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2006-136 http://www.eecs.berkeley.edu/pubs/techrpts/2006/eecs-2006-136.html
More informationProject #3 for Electronic Circuit II
Project #3 for Electronic Circuit II Prof. Woo-Young Choi TA: Tongsung Kim, Minkyu Kim June 1, 2015 - Deadline : 6:00 pm on June 22, 2015. Penalties for late hand-in. - Team Students are expected to form
More informationLecture 7: Components of Phase Locked Loop (PLL)
Lecture 7: Components of Phase Locked Loop (PLL) CSCE 6933/5933 Instructor: Saraju P. Mohanty, Ph. D. NOTE: The figures, text etc included in slides are borrowed from various books, websites, authors pages,
More informationIMPLEMENTATION OF A LOW-KICKBACK-NOISE LATCHED COMPARATOR FOR HIGH-SPEED ANALOG-TO-DIGITAL DESIGNS IN 0.18
International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) ISSN 2249-684X Vol. 2 Issue 4 Dec - 2012 43-56 TJPRC Pvt. Ltd., IMPLEMENTATION OF A
More informationRegulating Pulse Width Modulators
Regulating Pulse Width Modulators UC1525A/27A FEATURES 8 to 35V Operation 5.1V Reference Trimmed to ±1% 100Hz to 500kHz Oscillator Range Separate Oscillator Sync Terminal Adjustable Deadtime Control Internal
More informationA10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram
LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department
More informationELEN6350. Summary: High Dynamic Range Photodetector Hassan Eddrees, Matt Bajor
ELEN6350 High Dynamic Range Photodetector Hassan Eddrees, Matt Bajor Summary: The use of image sensors presents several limitations for visible light spectrometers. Both CCD and CMOS one dimensional imagers
More informationA CMOS image sensor working as high-speed photo receivers as well as a position sensor for indoor optical wireless LAN systems
A CMOS image sensor working as high-speed photo receivers as well as a position sensor for indoor optical wireless LAN systems Keiichiro Kagawa a, Tomohiro Nishimura a, Hiroaki Asazu a, Tomoaki Kawakami
More informationClass-AB Low-Voltage CMOS Unity-Gain Buffers
Class-AB Low-Voltage CMOS Unity-Gain Buffers Mariano Jimenez, Antonio Torralba, Ramón G. Carvajal and J. Ramírez-Angulo Abstract Class-AB circuits, which are able to deal with currents several orders of
More information2. ADC Architectures and CMOS Circuits
/58 2. Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es
More informationDesign of a Temperature-Compensated Crystal Oscillator Using the New Digital Trimming Method
Journal of the Korean Physical Society, Vol. 37, No. 6, December 2000, pp. 822 827 Design of a Temperature-Compensated Crystal Oscillator Using the New Digital Trimming Method Minkyu Je, Kyungmi Lee, Joonho
More informationADC Bit µp Compatible A/D Converter
ADC1001 10-Bit µp Compatible A/D Converter General Description The ADC1001 is a CMOS, 10-bit successive approximation A/D converter. The 20-pin ADC1001 is pin compatible with the ADC0801 8-bit A/D family.
More informationFeatures. 5V Reference UVLO. Oscillator S R GND*(AGND) 5 (9) ISNS 3 (5)
MIC38HC42/3/4/5 BiCMOS 1A Current-Mode PWM Controllers General Description The MIC38HC4x family are fixed frequency current-mode PWM controllers with 1A drive current capability. Micrel s BiCMOS devices
More informationAn Ultra Low Power Silicon Retina with Spatial and Temporal Filtering
An Ultra Low Power Silicon Retina with Spatial and Temporal Filtering Sohmyung Ha Department of Bioengineering University of California, San Diego La Jolla, CA 92093 soha@ucsd.edu Abstract Retinas can
More information10-Bit µp-compatible D/A converter
DESCRIPTION The is a microprocessor-compatible monolithic 10-bit digital-to-analog converter subsystem. This device offers 10-bit resolution and ±0.1% accuracy and monotonicity guaranteed over full operating
More informationDelay-based clock generator with edge transmission and reset
LETTER IEICE Electronics Express, Vol.11, No.15, 1 8 Delay-based clock generator with edge transmission and reset Hyunsun Mo and Daejeong Kim a) Department of Electronics Engineering, Graduate School,
More information1 P a g e INTRODUCTION
1 P a g e INTRODUCTION A Bionic Eye is a device, which acts as an artificial eye. It is a broad term for the entire electronics system consisting of the image sensors, processors, radio transmitters &
More informationA flexible compact readout circuit for SPAD arrays ABSTRACT Keywords: 1. INTRODUCTION 2. THE SPAD 2.1 Operation 7780C - 55
A flexible compact readout circuit for SPAD arrays Danial Chitnis * and Steve Collins Department of Engineering Science University of Oxford Oxford England OX13PJ ABSTRACT A compact readout circuit that
More informationINTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec
INTEGRATED CIRCUITS 1988 Dec DAC products are designed to convert a digital code to an analog signal. Since a common source of digital signals is the data bus of a microprocessor, DAC circuits that are
More informationDesign of Low Power High Speed Fully Dynamic CMOS Latched Comparator
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 10, Issue 4 (April 2014), PP.01-06 Design of Low Power High Speed Fully Dynamic
More informationMIC38C42A/43A/44A/45A
MIC38C42A/43A/44A/45A BiCMOS Current-Mode PWM Controllers General Description The MIC38C4xA are fixed frequency, high performance, current-mode PWM controllers. Micrel s BiCMOS devices are pin compatible
More informationCMOS Schmitt Trigger A Uniquely Versatile Design Component
CMOS Schmitt Trigger A Uniquely Versatile Design Component INTRODUCTION The Schmitt trigger has found many applications in numerous circuits, both analog and digital. The versatility of a TTL Schmitt is
More informationML4818 Phase Modulation/Soft Switching Controller
Phase Modulation/Soft Switching Controller www.fairchildsemi.com Features Full bridge phase modulation zero voltage switching circuit with programmable ZV transition times Constant frequency operation
More informationSF229 Low Power PIR Circuit IC For security applications
Low Power PIR Circuit IC For security applications Preliminary datasheet DESCRIPTION The SF229 is a low power CMOS mixed signal ASIC designed for battery powered security applications that are either hard
More informationLow Power Adiabatic Logic Design
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 1, Ver. III (Jan.-Feb. 2017), PP 28-34 www.iosrjournals.org Low Power Adiabatic
More informationEffect of Aging on Power Integrity of Digital Integrated Circuits
Effect of Aging on Power Integrity of Digital Integrated Circuits A. Boyer, S. Ben Dhia Alexandre.boyer@laas.fr Sonia.bendhia@laas.fr 1 May 14 th, 2013 Introduction and context Long time operation Harsh
More informationA 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS
A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS Diary R. Sulaiman e-mail: diariy@gmail.com Salahaddin University, Engineering College, Electrical Engineering Department Erbil, Iraq Key
More informationModule -18 Flip flops
1 Module -18 Flip flops 1. Introduction 2. Comparison of latches and flip flops. 3. Clock the trigger signal 4. Flip flops 4.1. Level triggered flip flops SR, D and JK flip flops 4.2. Edge triggered flip
More informationDESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS
DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS Aman Chaudhary, Md. Imtiyaz Chowdhary, Rajib Kar Department of Electronics and Communication Engg. National Institute of Technology,
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
More informationCURRENT MODE PWM CONTROLLER LM3842A/3A/4A/5A
CURRENT MODE PWM CONTROLLER LMA/A/A/5A FEATURES SOP/ DIP PIN Configulation Automatic feed forward compensation Optimized for offline converter Double pulse suppression Current mode operation to 500 KHz
More informationA 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California
A 4 GSample/s 8-bit ADC in 0.35 µm CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California 1 Outline Background Chip Architecture
More informationNOVEMBER 28, 2016 COURSE PROJECT: CMOS SWITCHING POWER SUPPLY EE 421 DIGITAL ELECTRONICS ERIC MONAHAN
NOVEMBER 28, 2016 COURSE PROJECT: CMOS SWITCHING POWER SUPPLY EE 421 DIGITAL ELECTRONICS ERIC MONAHAN 1.Introduction: CMOS Switching Power Supply The course design project for EE 421 Digital Engineering
More informationA TDC based BIST Scheme for Operational Amplifier Jun Yuan a and Wei Wang b
Applied Mechanics and Materials Submitted: 2014-07-19 ISSN: 1662-7482, Vols. 644-650, pp 3583-3587 Accepted: 2014-07-20 doi:10.4028/www.scientific.net/amm.644-650.3583 Online: 2014-09-22 2014 Trans Tech
More informationFeatures. 5V Reference UVLO. Oscillator S R
MIC38C42/3/4/5 BiCMOS Current-Mode PWM Controllers General Description The MIC38C4x are fixed frequency, high performance, current-mode PWM controllers. Micrel s BiCMOS devices are pin compatible with
More informationSimple odd number frequency divider with 50% duty cycle
Simple odd number frequency divider with 50% duty cycle Sangjin Byun 1a), Chung Hwan Son 1, and Jae Joon Kim 2 1 Div. Electronics and Electrical Engineering, Dongguk University - Seoul 26 Pil-dong 3-ga,
More informationTFT-LCD DC/DC Converter with Integrated Backlight LED Driver
TFT-LCD DC/DC Converter with Integrated Backlight LED Driver Description The is a step-up current mode PWM DC/DC converter (Ch-1) built in an internal 1.6A, 0.25Ω power N-channel MOSFET and integrated
More informationNOVEMBER 29, 2017 COURSE PROJECT: CMOS TRANSIMPEDANCE AMPLIFIER ECG 720 ADVANCED ANALOG IC DESIGN ERIC MONAHAN
NOVEMBER 29, 2017 COURSE PROJECT: CMOS TRANSIMPEDANCE AMPLIFIER ECG 720 ADVANCED ANALOG IC DESIGN ERIC MONAHAN 1.Introduction: CMOS Transimpedance Amplifier Avalanche photodiodes (APDs) are highly sensitive,
More informationDigital Pulse-Frequency/Pulse-Amplitude Modulator for Improving Efficiency of SMPS Operating Under Light Loads
006 IEEE COMPEL Workshop, Rensselaer Polytechnic Institute, Troy, NY, USA, July 6-9, 006 Digital Pulse-Frequency/Pulse-Amplitude Modulator for Improving Efficiency of SMPS Operating Under Light Loads Nabeel
More informationFront-End and Readout Electronics for Silicon Trackers at the ILC
2005 International Linear Collider Workshop - Stanford, U.S.A. Front-End and Readout Electronics for Silicon Trackers at the ILC M. Dhellot, J-F. Genat, H. Lebbolo, T-H. Pham, and A. Savoy Navarro LPNHE
More informationDesign of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique
Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique Juliet Abraham 1, Dr. B. Paulchamy 2 1 PG Scholar, Hindusthan institute of Technology, coimbtore-32, India 2 Professor and HOD,
More information2.5Gb/s Burst Mode Trans-impedance Amplifier with Precision Current Monitor
2.5Gb/s Burst Mode Trans-impedance Amplifier with Precision Current Monitor for XG-PON1 OLT MG3250 is a burst mode TIA with high optical sensitivity (typical 24dBm with PIN and 30dBm with APD), wide input
More informationAnalog Circuit for Motion Detection Applied to Target Tracking System
14 Analog Circuit for Motion Detection Applied to Target Tracking System Kimihiro Nishio Tsuyama National College of Technology Japan 1. Introduction It is necessary for the system such as the robotics
More informationA 15.5 db, Wide Signal Swing, Dynamic Amplifier Using a Common- Mode Voltage Detection Technique
A 15.5 db, Wide Signal Swing, Dynamic Amplifier Using a Common- Mode Voltage Detection Technique James Lin, Masaya Miyahara and Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada Laḃ
More informationTDA1180P TV HORIZONTAL PROCESSOR
TV HORIZONTAL PROCESSOR NOISE GATED HORIZONTAL SYNC SEPARA- TOR NOISE GATED VERTICAL SYNC SEPARATOR HORIZONTAL OSCILLATOR WITH FRE- QUENCY RANGE LIMITER PHASE COMPARATOR BETWEEN SYNC PULSES AND OSCILLATOR
More informationDesign of an Integrated Image Sensor System
Institute of Integrated Sensor Systems Dept. of Electrical Engineering and Information Technology Design of an Integrated Image Sensor System Kuan Shang Fall Semester, 2007 Prof. Dr.-Ing. Andreas König
More informationA LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE
A LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE MS. V.NIVEDITHA 1,D.MARUTHI KUMAR 2 1 PG Scholar in M.Tech, 2 Assistant Professor, Dept. of E.C.E,Srinivasa Ramanujan Institute
More information1.25Gb/s Burst Mode Transimpedance Amplifier with Wide Dynamic
1.25Gb/s Burst Mode Transimpedance Amplifier with Wide Dynamic Range and Precision Current Monitor for GPON/EPON OLT Receiver MG3122 is a burst mode TIA with high optical sensitivity ( 36dBm with APD),
More informationDual, Current Feedback Low Power Op Amp AD812
a FEATURES Two Video Amplifiers in One -Lead SOIC Package Optimized for Driving Cables in Video Systems Excellent Video Specifications (R L = ): Gain Flatness. db to MHz.% Differential Gain Error. Differential
More informationLab 8: SWITCHED CAPACITOR CIRCUITS
ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 8 Lab 8: SWITCHED CAPACITOR CIRCUITS Goal The goals of this experiment are: - Verify the operation of basic switched capacitor cells, - Measure
More informationGOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-2013 SCHEME OF VALUATION
GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-03 SCHEME OF VALUATION Subject Code: 0 Subject: PART - A 0. What does the arrow mark indicate
More informationDESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT
DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore
More informationSPG Monolithic Event Detector Interface SP42400P
SPG Monolithic Event Detector Interface SP42400P General description: The SP42400P is a monolithic device fabricated in CMOS technology. Its generic function is to detect low to medium frequency, low voltage
More informationA Low Power Switching Power Supply for Self-Clocked Systems 1. Gu-Yeon Wei and Mark Horowitz
A Low Power Switching Power Supply for Self-Clocked Systems 1 Gu-Yeon Wei and Mark Horowitz Computer Systems Laboratory, Stanford University, CA 94305 Abstract - This paper presents a digital power supply
More informationPIN CONFIGURATIONS FEATURES APPLICATION ORDERING INFORMATION. FE, N Packages
DESCRIPTION The are monolithic sample-and-hold circuits which utilize high-voltage ion-implant JFET technology to obtain ultra-high DC accuracy with fast acquisition of signal and low droop rate. Operating
More informationDedication. To Mum and Dad
Dedication To Mum and Dad Acknowledgment Table of Contents List of Tables List of Figures A B A B 0 1 B A List of Abbreviations Abstract Chapter1 1 Introduction 1.1. Motivation Figure 1. 1 The relative
More informationAdvanced Regulating Pulse Width Modulators
Advanced Regulating Pulse Width Modulators FEATURES Complete PWM Power Control Circuitry Uncommitted Outputs for Single-ended or Push-pull Applications Low Standby Current 8mA Typical Interchangeable with
More information6-Bit A/D converter (parallel outputs)
DESCRIPTION The is a low cost, complete successive-approximation analog-to-digital (A/D) converter, fabricated using Bipolar/I L technology. With an external reference voltage, the will accept input voltages
More informationA Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker
A Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker Robert P. Johnson Pavel Poplevin Hartmut Sadrozinski Ned Spencer Santa Cruz Institute for Particle Physics The GLAST Project
More informationLab 7: DELTA AND SIGMA-DELTA A/D CONVERTERS
ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 6 Lab 7: DELTA AND SIGMA-DELTA A/D CONVERTERS Goal The goals of this experiment are: - Verify the operation of a differential ADC; - Find the
More informationXRT7295AE E3 (34.368Mbps) Integrated line Receiver
E3 (34.368Mbps) Integrated line Receiver FEATURES APPLICATIONS March 2003 Fully Integrated Receive Interface for E3 Signals Integrated Equalization (Optional) and Timing Recovery Loss-of-Signal and Loss-of-Lock
More informationUNISONIC TECHNOLOGIES CO., LTD
U UNISONIC TECHNOLOGIES CO., LTD REGULATING PWM IC DESCRIPTION The UTC U is a pulse width modulator IC and designed for switching power supplies application to improve performance and reduce external parts
More informationDUAL STEPPER MOTOR DRIVER
DUAL STEPPER MOTOR DRIVER GENERAL DESCRIPTION The is a switch-mode (chopper), constant-current driver with two channels: one for each winding of a two-phase stepper motor. is equipped with a Disable input
More informationLarge Scale Imaging of the Retina. 1. The Retina a Biological Pixel Detector 2. Probing the Retina
Large Scale Imaging of the Retina 1. The Retina a Biological Pixel Detector 2. Probing the Retina understand the language used by the eye to send information about the visual world to the brain use techniques
More informationComparison between Analog and Digital Current To PWM Converter for Optical Readout Systems
Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems 1 Eun-Jung Yoon, 2 Kangyeob Park, 3* Won-Seok Oh 1, 2, 3 SoC Platform Research Center, Korea Electronics Technology
More informationCommon-Source Amplifiers
Lab 2: Common-Source Amplifiers Introduction The common-source stage is the most basic amplifier stage encountered in CMOS analog circuits. Because of its very high input impedance, moderate-to-high gain,
More informationRetina. Convergence. Early visual processing: retina & LGN. Visual Photoreptors: rods and cones. Visual Photoreptors: rods and cones.
Announcements 1 st exam (next Thursday): Multiple choice (about 22), short answer and short essay don t list everything you know for the essay questions Book vs. lectures know bold terms for things that
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationDESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY
DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY Neha Bakawale Departmentof Electronics & Instrumentation Engineering, Shri G. S. Institute of
More informationDesign of 1.8V, 72MS/s 12 Bit Pipeline ADC in 0.18µm Technology
Design of 1.8V, 72MS/s 12 Bit Pipeline ADC in 0.18µm Technology Ravi Kumar 1, Seema Kanathe 2 ¹PG Scholar, Department of Electronics and Communication, Suresh GyanVihar University, Jaipur, India ²Assistant
More informationHM9270C HM9270D HM 9270C/D DTMF RECEIVER. General Description. Features. Pin Configurations. * Connect to V SS. V DD St/GT ESt StD Q4 Q3 Q2 Q1 TOE
General Description The HM 9270C/D is a complete DTMF receiver integrating both the bandsplit filter and digital decoder functions. The filter section uses switched capacitor techniques for high- and low-group
More informationFSK DEMODULATOR / TONE DECODER
FSK DEMODULATOR / TONE DECODER GENERAL DESCRIPTION The is a monolithic phase-locked loop (PLL) system especially designed for data communications. It is particularly well suited for FSK modem applications,
More informationAll-digital ramp waveform generator for two-step single-slope ADC
All-digital ramp waveform generator for two-step single-slope ADC Tetsuya Iizuka a) and Kunihiro Asada VLSI Design and Education Center (VDEC), University of Tokyo 2-11-16 Yayoi, Bunkyo-ku, Tokyo 113-0032,
More informationA Wide-Range Delay-Locked Loop With a Fixed Latency of One Clock Cycle
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 8, AUGUST 2002 1021 A Wide-Range Delay-Locked Loop With a Fixed Latency of One Clock Cycle Hsiang-Hui Chang, Student Member, IEEE, Jyh-Woei Lin, Ching-Yuan
More informationLF442 Dual Low Power JFET Input Operational Amplifier
LF442 Dual Low Power JFET Input Operational Amplifier General Description The LF442 dual low power operational amplifiers provide many of the same AC characteristics as the industry standard LM1458 while
More informationLINEAR IC APPLICATIONS
1 B.Tech III Year I Semester (R09) Regular & Supplementary Examinations December/January 2013/14 1 (a) Why is R e in an emitter-coupled differential amplifier replaced by a constant current source? (b)
More informationCD22202, CD DTMF Receivers/Generators. 5V Low Power DTMF Receiver. Features. Description. Ordering Information. Pinout. Functional Diagram
SEMICONDUCTOR DTMF Receivers/Generators CD0, CD0 January 1997 5V Low Power DTMF Receiver Features Description Central Office Quality No Front End Band Splitting Filters Required Single, Low Tolerance,
More information75T2089/2090/2091 DTMF Transceivers
DESCRIPTION TDK Semiconductor s 75T2089/2090/2091 are complete Dual-Tone Multifrequency (DTMF) Transceivers that can both generate and detect all 16 DTMF tone-pairs. These ICs integrate the performance-proven
More informationcss Custom Silicon Solutions, Inc.
css Custom Silicon Solutions, Inc. GENERAL PART DESCRIPTION The is a micropower version of the popular timer IC. It features an operating current under µa and a minimum supply voltage of., making it ideal
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More information