Implementing a Real-Time Beamformer on an FPGA Platform We designed a flexible QRD-based beamforming engine using Xilinx System Generator.
|
|
- Hilda Snow
- 5 years ago
- Views:
Transcription
1 Implementing a Real-Time Beamformer on an FPGA Platform We deigned a fleible QRD-baed beamforming engine uing Xilin Sytem Generator. by Chri Dik Xilin Chief DSP Arhitet Company: Xilin hri.dik@ilin.om Fred Harri Profeor San Diego State Univerity fred.harri@du.edu Mirolav Paji Engineer Signum Conept mirolav.paji@ignumonept.om Dragan Vuleti Engineer Signum Conept dragan.vuleti@ignumonept.om Mot real-world ommuniation ytem have a mi of proeing element. For eample, appliation program, human/mahine interfae management, and higher networking protool tak proeing are bet implemented on a general-purpoe proeor. But for high-rate, algorithmially omple data proeing often with hard realtime deadline hardware reoure like FPGA are a better math. The interfae between the two depend on the irumtane; the FPGA an be a pre-proeor, oproeor, pot-proeor, or ome ombination thereof. The trik i to get thee heterogeneou ytem to interoperate in an elegant fahion.
2 In thi artile, we ll deribe the development of a fleible, optimized, adaptive beamforming engine that you an eaily ontrol through oftware. The DSP-intenive tak run on the FPGA, while the ommand and ontrol run on an eternal proeor. The beamforming engine i a ompat QR deompoition (QRD-baed iruit) with a novel ontrution. The interfae between the engine and the hot proeor i implemented by the hared memory abtration in the Xilin Sytem Generator deign flow. Diretion of Arrival Array Element (n) 1 (n) 2 (n) M-1 (n) w (n) w 1 (n) w 2 (n) w M-1 (n) Σ (t,θ) MVDR Beamformer Adaptive beamforming i the appliation of adaptive filter to patial ignal proeing. Time erie olleted from uniformly paed array element are weighted and ummed to form a ignal omponent from a eleted diretion of arrival while uppreing ignal omponent from other diretion of arrival (Figure 1). When the diretion of arrival of the undeired ignal omponent are unknown or vary with time, the filter weight mut be adaptively adjuted to teer null to their diretion. The adaptation proe i performed ubjet to a ontraint that the teering vetor ha unity gain in the ignal diretion. The teady tate weight of uh a beamformer form the minimum variane ditortionle repone (MVDR) from the array element. For reaon of numerial robutne and omputational ompleity, a ommon method for omputing the required weight vetor without diretly inverting the orrelation matri i baed on QR deompoition; thi i the approah adopted here. For detail of the proedure, onult Adaptive Filter Theory by Simon Haykin. The QRD Matri Inverion Proe The QRD proe i formed by a equene of two operator: the unitary rotation that onvert ompleput data to real data and aoiated angle-and-element ombiner that individually annihilate the eleted element of the input data et. The QRD proe i mot ompatly repreented in Figure 2 ignal flow diagram. Thi repreentation i the ytoli array realization of the QRD leat-quare olution proeor. Steering Vetor (2) (1) () Triangular Array Triangular Array Proeing Node Definition out (1) () Adaptive Algorithm () d(2) d(1) d(),,1,2,3 1,1 if = then 1 λ 1/2 Otherwie ' λ 1/2 ' ' ' 1,2 λ out - λ 1/2 + λ 1/2 Figure 1 Adaptive beamformer truture 1,3 2,2 2,3 ii w^ i w ^ i = (i) p i ii 1 2 (i) p i ^w k Linear Array Linear Array Proeing Node Definition (k-1) (k) w^ k (k-1) (k) z = z ^ i i + * ik w k Figure 2 Sytoli array implementation of QRD matriverion for a 3 3 array Firt Quarter 27 Xell Journal
3 The array ontain three type of proeing ell: boundary ell, internal ell, and output ell. The boundary ell perform the vetoring operation on omple input ample to nullify their imaginary part and form rotation angle ued by internal ell. The internal ell perform Given rotation of the input value by the angle paed from the boundary ell to annihilate the non-upper-triangular entrie of the tranformed data matri. The output ell in the linear array proe the element of the upper triangular array to perform the required bak ubtitution that produe the beamformer weight. FPGA Implementation of QRD Our goal wa to produe a ompat QRD FPGA implementation. The deign omprie a ingle boundary, internal and bak ubtitution ell. The ytoli array in Figure 2 i folded onto thi et of proeing reoure. The boundary ell i required to ompute two angle. The firt angle Φ = artan(i( )/R( )) One well-known and relatively imple method for omputing angle i the vetoring mode of the Coordinate Rotation Digital Computer (CORDIC) algorithm. The CORDIC algorithm i an iterative proedure apable of omputing a rih et of mathematial funtion. The elemental operation required in the CORDIC algorithm are addition, ubtration, bit-hift, and table lookup. All of thee funtion are effiiently upported by FPGA arhiteture uh a the Virte erie of devie from Xilin, o the vetoring mode of the algorithm i a good andidate for the foundation of QRD proeor boundary ell. A hown in Figure 3, two CORDIC engine are in ue in the boundary ell: one for omputing φ and the other for omputing θ. The CORDIC algorithm i iterative in nature, with eah iteration refining the angle etimate by approimately 1 bit of preiion. For a proe employing an N- iteration CORDIC proe, a new output i generated every N lok yle and a new et of operand preented every N lok yle. To inreae the throughput of the boundary ell, we employed a fully parallel, or unrolled, arhiteture for the CORDIC (not hown here). After the initial tart-up lateny of the iruit i aborbed, the initi- ( ) tranform the ompleput ample preented to the boundary ell input port into real-valued data. The tranformation that fore the imaginary omponent of in to mut be applied to all element in the ame row aoiated with the boundary ell; thi operation i one of the tak performed by the internal ell. Now that the data in the leading poition of two adjaent row are real-valued, a eond angle i formed a Figure 3 Boundary ell arhiteture baed on two vetor-mode CORDIC proeing engine Θ = artan( e -jφ /) whih i ued to annihilate a term of the input data et in an ordered manner that eventually produe the upper-right triangular matri R. The arithmeti employed in the boundary ell ould be realized in hardware by literally implementing the equation indiated in Figure 2. Thi would require hardware upport for performing quare root and diviion. Although thee iruit are ommonly implemented in FPGA hardware, we ought alternative method for omputing the required angle that had a lower reoure ot over diret and obviou implementation. Figure 4 Sytoli array internal ell arhiteture employing three MAC-baed Given rotation engine
4 ation and ompletion rate of the ell i one new input/output per lok yle. Eah data element entering an internal ell (Figure 4) in row m mut be rotated by the angle φ omputed by the boundary ell for the m th row: R I One option that ha been ommonly ued for the rotation tak in QRD proeor i the rotation mode of the CORDIC algorithm. An alternative i to imply implement the rotation in the obviou manner uing multiply aumulate (MAC) funtional unit; thi i the approah adopted in our implementation. The target FPGA tehnology for the deign i the Virte-4 FPGA. Thee devie have a vat array of embedded MAC unit referred to a DSP48 lie. The DSP48 lie upport a rih et of opode apable of being updated on a per-lok-yle bai that define the arithmeti operation omputed by the tile during a given lok yle. The four multipliation implied in the preeding equation are folded onto a pair of DSP48 lie, with eah DSP48 lie omputing one of the two output term R(υ) and I(υ). Two lok yle are required to ompute the two output term. Eah DSP i upplied with a unique opode for eah lok period. Conider omputing the term R(υ). During the firt lok period, the produt o(φ) R( ) i omputed and tored in the DSP48 produt or p regiter. During the eond lok yle in(φ) I( ) i formed and ubtrated from the Funtional Unit LUT FF DSP48 Slie Blok RAM Slie Boundary Cell 2,145 2, ,266 Inner Cell Bak Subtitution 2,862 3, ,932 QRD Total 5,411 5, ,53 M () () υ υ N o = o () φ in() () φ in() θ θ R I ( in) ( ) in Table 1 FPGA reoure utilization for folded QRD and bak ubtitution array Cyle for Cyle for Time (μ) for Total Cyle Triangularization Bak Subtitution 25-MHz Clok , , , , , , , , , , , , , , , , Table 2 Eeution time for the triangularization and bak ubtitution phae of the FPGA QRD implementation for an M N matri. value in the p regiter to generate the final output term. A imilar equene of omputation i performed to produe I(υ). Uing the DSP48 embedded blok rather than a CORDIC-baed approah for the internal ell redue the lateny of thi phae of the omputation and alo minimize the amount of FPGA logi fabri (look-up table [LUT] and regiter) required for the implementation. Table 1 provide a breakdown of the area for the major funtional unit in the QRD implementation, along with the total area of the deign. The o(φ), in(φ), o(θ), and in(θ) term required by the internal ell are omputed uing a imple LUT that map the angle Φ and Θ omputed by the vetoring unit in the boundary ell to their orreponding ine and oine. Linear interpolation i applied to the output ample of the LUT to inreae the auray of the mapping from angle to amplitude, while keeping the LUT itelf ontrained to a ingle blok RAM. The row and olumn dimenion of the input array for the QRD proeor an be dynamially adjuted at runtime by writing the new dimenion to ontrol regiter that are part of the FPGA ontrol plane. Table 2 provide timing information for everal onfiguration of the input data et. Deign Flow Our QRD implementation ue the Xilin Sytem Generator for DSP modelbaed deign flow. In addition to providing a natural development environment for developing FPGA ignal-proeing implementation, Sytem Generator ha a rih et of feature that upport the development of heterogeneou appliation ompriing not jut the FPGA element but a proeor. The proeor ould be the embedded PowerPC 45 hard IP blok, the MiroBlaze oft-proeor ore, or a proeor eternal to the FPGA. The beamformer developed for thi projet wa partitioned between the hot PC and the FPGA platform. In our implementation the hot appliation running on the PC might be onidered more of an element of the beamformer verifiation proe (tet benh), but the hot applia- Firt Quarter 27 Xell Journal
5 tion ould be a arbitrary and omple a required by the tak at hand. Our beamformer hot appliation i a MATLAB ript (m-ode) that imulate the enor array for the beamforming network. The ript imulate a dynami target and generate the ample of the far-field radiation pattern for the moving target. The ample of the eletri field at eah enor are generated in MATLAB and forwarded to the FPGA QRD proeor. A new etimate of the beamformer weight vetor i produed and returned to the MATLAB environment for further proeing. In thi ae, the additional proeing involve plotting the polar radiation pattern for the updated omple valued weight vetor. Note that the hot appliation doe not neearily have to be aoiated with the MATLAB environment; the appliation ould be a program written in C, for eample. An intereting element of the beamformer appliation i the management of the interfae between the hot appliation, running on a PC in thi ae, and the QRD proe eeuting on the FPGA platform. Sytem Generator provide a uite of hared memory library objet (ROM, RAM, FIFO) that abtrat virtually all of the detail of the proeor/fpga interfae Sytem Generator deign flow inulate the hot program from the detail of the FPGA platform Input Buffer 'foo' FPGA Matlab or C Appliation Matlab or C API Proeing Kernel Shared Objet and enable the hot oftware and FPGA hardware to be omewhat inulated from eah other (Figure 5). Eah new update of the beamformer i eentially a three-tep proedure: 1. New input ample from eah antenna element, a generated by the MATLAB hot appliation, are forwarded to the QRD engine in itu on the FPGA. 2. The QRD proe i triggered. 3. The new weight vetor i returned from the FPGA to the hot. The hared memory library module and aoiated appliation programmer interfae tranform the tranfer of data between the FPGA and the hot PC into imple aignment tatement baed on name/pae referene in MATLAB (or C). For eample, the new weight vetor w, reident in the MATLAB workpae, i updated with the new beamformer oeffiient, FPGAWeight, a omputed by the FPGA QRD proe uing the imple aignment w = FPGAWeight. (FPGAWeight i the name aigned to a hared-memory buffer in the Sytem Generator deription of the QRD engine.) The management of thi type of hot proeor/fpga interation by the Sytem Output Buffer 'bar' API i autogenerated by Sytem Generator Figure 5 Hardware/oftware abtration enabled by the Sytem Generator hared memory library element. The hot appliation perform tranation with the FPGA torage element uing imple name/pae referene in thi ae to the memorie named foo and bar. Generator framework make the development of heterogeneou appliation traightforward, rapid, le error-prone, and enable an FPGA aelerator engine (like the QRD module in thi ae) to be eaily ported between different hardware platform without needing to modify the FPGA oure ode the Sytem Generator model itelf. The interfae abtration upport tranation between the hot appliation and the Sytem Generator oure model, a well a the hot appliation and the final deign running on the FPGA platform. Thi latter element ignifiantly ontribute to the validation proe of the oftware and hardware (FPGA) dimenion of the ytem, a both omponent an be brought online rapidly uing the hared memory abtration. Conluion In thi artile, we ve deribed the FPGA implementation of a fleible QRD proeor that enable the run-time definition of the input matri dimenion. The deign employ a miture of CORDIC-baed proeing (array boundary ell) and MACbaed (array internal ell) arithmeti that i well mathed to the omputational reoure of an FPGA like the Xilin Virte-4 family. All of the boundary- and internal-ell proeing were projeted onto a ingle boundary ell funtional unit and internal ell funtional unit; however, it hould be noted that the abundant reoure of FPGA platform upport the realization of a fully parallel ytoli array, hould the throughput requirement of the target appliation demand etremely high performane. The Sytem Generator programming environment enable the rapid development of heterogeneou ytem (proeor and FPGA) while inulating programmer from the frequently omple and errorprone programming aoiated with hardware/oftware partition. Thi work wa performed by the Xilin Advaned Sytem Tehnology Group (ASTG), the R&D organization within the Xilin DSP Diviion, together with our partner organization Signum Conept and San Diego State Univerity.
Efficient FIR Filter Architectures Suitable for FPGA Implementation
Effiient FIR Filter Arhiteture Suitable for FPGA Implementation Joeph B. Evan Teleommuniation & Information Siene Laboratory epartment of Eletrial & Computer Engineering Univerity of Kana Lawrene, KS 6645-8
More informationÇankaya University ECE Department ECE 376
Çankaya Univerity ECE Department ECE 36 Student Name : Student Numer : Open oure exam Duration : 2 hour Quetion. (3 Point) 55 Mit/e inary meage ignal i given. We plan to hire a hannel with a andwidth MHz
More informationMODELING SIMULATION AND HARMONIC ANALYSIS OF A SERIES RESONANT INVERTER FEEDING RL LOAD: CONSIDERING TRANSFORMER PARAMETERS
Abtrat Journal of Reearh in Engineering and Applied Siene MODEING SIMUATION AND HARMONI ANAYSIS OF A SERIES RESONANT INVERTER FEEDING R OAD: ONSIDERING TRANSFORMER PARAMETERS R K Kehri and A. B. hattopadhyay,
More informationMultivariate Methods. Measurements of p variables on each of n objects. Multivariate data Data display Principal component analysis
Multiariate Method Multiariate data Data diplay Prinipal omponent analyi Unuperied learning tehnique Diriminant analyi Superied learning tehnique Cluter analyi Unuperied learning tehnique (Read note on
More information(12) Patent Application Publication (10) Pub. No.: US 2016/ A1
(19) United tate (12) Patent Appliation Publiation (10) Pub. No.: U 2016/0364365A1 NOGA et al. U 20160364365A1 (43) Pub. Date: De. 15, 2016 (54) (71) (72) (21) (22) APPARATU FOR EFFICIENT FREQUENCY MEAUREMENT
More informationBasic Encoding Techniques
Bai Enoding Tehnique Signal Enoding, Spread Spetrum Chapter 7 Digital data to analog ignal Amplitude-hift keying (ASK) Amplitude differene of arrier frequeny Frequeny-hift keying (FSK) Frequeny differene
More informationOn-line Calibration of Lossless Current Sensing
On-line Calibration of Lole Current Sening Yang Zhang, egan Zane, Dragan Makimovi Colorado Power Eletroni Center ECE Department, Univerity of Colorado Boulder, CO 80309-0425 {yyzhang, zane, makimov}@olorado.edu
More informationReasons for Choosing Encoding Techniques. Signal Encoding Techniques. Reasons for Choosing Encoding Techniques. Signal Encoding Criteria
Reaon for Chooing Enoding Tehnique Signal Enoding Tehnique Chapter 6 Digital data, digital ignal Equipment le omplex and expenive than digital-to-analog modulation equipment Analog data, digital ignal
More informationProduced in cooperation with. Revision: May 26, Overview
Lab Aignment 6: Tranfer Function Analyi Reviion: May 6, 007 Produced in cooperation with www.digilentinc.com Overview In thi lab, we will employ tranfer function to determine the frequency repone and tranient
More informationA Digital Controller Design Method to Improve Performance of PFC Converter *
Energy an Power Engineering, 03, 5, 6-66 oi:0.436/epe.03.54b03 Publihe Online July 03 (http://www.irp.org/journal/epe) A Digital Controller Deign Metho to Improve Performane of PFC Converter * Xiaoqiang
More informationHigh Speed and Power Efficient Compression of Partial Products and Vectors
Journal of lgorithm and Optimization Ot. 2013, Vol. 1 I. 1, PP. 39-54 High Speed and Power Effiient ompreion of Partial Produt and Vetor hiuwei Pan 1, Zhao Wang 2, arl Sehen 3 1, 2, 3 Univerity of Texa
More informationCalifornia State University, Bakersfield Computer & Electrical Engineering & Computer Science ECE 3220: Digital Design with VHDL Laboratory 6
California State Univerity, Bakerfield Computer & Electrical Engineering & Computer Science ECE 322: Digital Deign with VHDL Laboratory 6 The purpoe of thi exercie i to examine arithmetic circuit that
More informationFrequency-domain Pre-equalization Transmit Diversity for MC-CDMA
Frequeny-domain Pre-equalization ranmit Diverity for MC-CDMA iromihi omeba, Shinuke akaoka, and Fumiyuki Adahi Dept. of Eletrial and Communiation Engineering, Graduate Shool of Engineering, ohoku Univerity
More informationFrequency Calibration of A/D Converter in Software GPS Receivers
Frequency Calibration of A/D Converter in Software GPS Receiver L. L. Liou, D. M. Lin, J. B. Tui J. Schamu Senor Directorate Air Force Reearch Laboratory Abtract--- Thi paper preent a oftware-baed method
More informationMechatronics Laboratory Assignment 5 Motor Control and Straight-Line Robot Driving
Mechatronic Laboratory Aignment 5 Motor Control and Straight-Line Robot Driving Recommended Due Date: By your lab time the week of March 5 th Poible Point: If checked off before your lab time the week
More informationLab 7 Rev. 2 Open Lab Due COB Friday April 27, 2018
EE314 Sytem Spring Semeter 2018 College of Engineering Prof. C.R. Tolle South Dakota School of Mine & Technology Lab 7 Rev. 2 Open Lab Due COB Friday April 27, 2018 In a prior lab, we et up the baic hardware
More informationHybrid M-FSK/DQPSK Modulations for CubeSat Picosatellites
RADOENGNEERNG VOL. NO. 1 APRL 013 389 Hybrid M-FSK/D Modulation for CubeSat Pioatellite vo VEŘÁ Jan MRÁZ Dept. of Applied Eletroni and eleommuniation Univerity of Wet Bohemia in Pilen Univerzitni 8 306
More informationFilters. Passive Filters
Filter Paive Filter A filter i a iruit that i deigned to pa ignal with deired frequenie and rejet or attenuate other. A filter i a paive filter if it onit of only paive element, L, and C. A lowpa filter
More informationActive vibration isolation for a 6 degree of freedom scale model of a high precision machine
Active vibration iolation for a 6 degree of freedom cale model of a high preciion machine W.B.A. Boomma Supervior Report nr : Prof. Dr. Ir. M. Steinbuch : DCT 8. Eindhoven Univerity of Technology Department
More informationA New Low-Voltage RMS Converter based on Current Conveyors in MOS Technology
nternational Journal of Latet Trend omputg (E-SSN: 45-5364) 88 Volume, ue, Marh A New Low-Voltage onverter baed on urrent onveyor MOS Tehnology Ebrahim Farhidi epartment of EletrialEngeerg, Faulty of Engeerg,
More informationA New Model for IPMSM with Rotating High Frequency Voltage Injection
A New Model for PMSM with Rotating High Frequeny oltage njetion S. Damkhi, MS. Nait Said,and N.Nait Said 3 Department of Eletrial Engineering, Batna Univerity,Algeria ihemd@ymail.om,n_naitaid@yahoo.om
More informationAnalysis. Control of a dierential-wheeled robot. Part I. 1 Dierential Wheeled Robots. Ond ej Stan k
Control of a dierential-wheeled robot Ond ej Stan k 2013-07-17 www.otan.cz SRH Hochchule Heidelberg, Mater IT, Advanced Control Engineering project Abtract Thi project for the Advanced Control Engineering
More informationControl Strategy of Bi-directional Converter for Battery Energy Storage System
Control Strategy of Bi-diretional Converter for Battery Energy Storage Sytem Zhangang Yang *, Yinghuan Ma, Junhao Qu, Xudong Shi Aeronautial Automation College, Civil Aviation Univerity of China, 898 Jinei
More information1) Design a second order low pass filter with a cutoff frequency of 1 khz.
ECE 44 Filter Leture and Homework 4 Solution FILTE LECTUE ) Deign a eond order low pa ilter with a uto requeny o khz eond order ilter ha the pole at angle o + and 45 degree rom the negative real axi, whih
More informationSimulation study on Sinusoidal Pulse Width Modulation based on Digital Signal Processing Technique
Advanced Science and echnology Letter Vol.83 (ISA 015), pp.5-9 http://dx.doi.org/10.1457/atl.015.83.06 Simulati tudy Sinuoidal Pule Width Modulati baed Digital Signal Proceing echnique Changyg Yin 1, Xiaoyu
More informationIdentification of Image Noise Sources in Digital Scanner Evaluation
Identification of Image Noie Source in Digital Scanner Evaluation Peter D. Burn and Don William Eatman Kodak Company, ocheter, NY USA 4650-95 ABSTACT For digital image acquiition ytem, analyi of image
More informationHIGH VOLTAGE DC-DC CONVERTER USING A SERIES STACKED TOPOLOGY
HIGH VOLTAGE DC-DC CONVERTER USING A SERIES STACKED TOPOLOGY Author: P.D. van Rhyn, Co Author: Prof. H. du T. Mouton Power Electronic Group (PEG) Univerity of the Stellenboch Tel / Fax: 21 88-322 e-mail:
More informationPosition Control of a Large Antenna System
Poition Control of a Large Antenna Sytem uldip S. Rattan Department of Electrical Engineering Wright State Univerity Dayton, OH 45435 krattan@c.wright.edu ABSTRACT Thi report decribe the deign of a poition
More informationTasks of Power Electronics
Power Electronic Sytem Power electronic refer to control and converion of electrical power by power emiconductor device wherein thee device operate a witche. Advent of ilicon-controlled rectifier, abbreviated
More informationREAL-TIME IMPLEMENTATION OF A NEURO-AVR FOR SYNCHRONOUS GENERATOR. M. M. Salem** A. M. Zaki** O. P. Malik*
Copyright 2002 IFAC 5th Triennial World Congre, Barcelona, Spain REAL-TIME IMPLEMENTATION OF A NEURO- FOR SYNCHRONOUS GENERATOR M. M. Salem** A. M. Zaki** O. P. Malik* *The Univerity of Calgary, Canada
More informationLesson 7: Anti- Aliasing Filtering
/5/06 Leon 7: nti- liaing Filtering ET 38b Sequential Control and Data quiition Department o Tehnology Leon 7_et38b.pptx Learning Objetie ter thi preentation you will be able to: Explain why anti-aliaing
More informationDesign of Centralized PID Controllers for TITO Processes*
6th International Sympoium on Advanced Control of Indutrial Procee (AdCONIP) May 8-3, 07. Taipei, Taiwan Deign of Centralized PID Controller for TITO Procee* Byeong Eon Park, Su Whan Sung, In-Beum Lee
More informationIsolated Single-phase AC Grid Connected Converter With small Inductors and Capacitors for Micro-inverters
Iolated Single-phae AC Grid Conneted Converter With mall Indutor and Capaitor for Miro-inverter Hiroki Watanabe Department of Eletrial engineering Nagaoka Univerity of Tehnology Niigata, Japan hwatanabe@tn.nagaokaut.a.jp
More informationSCK LAB MANUAL SAMPLE
SCK LAB MANUAL SAMPLE VERSION 1.2 THIS SAMPLE INCLUDES: TABLE OF CONTENTS TWO SELECTED LABS FULL VERSION IS PROVIDED FREE WITH KITS Phone: +92 51 8356095, Fax: +92 51 8311056 Email: info@renzym.com, URL:www.renzym.com
More informationA COMPARISON OF METHODS FOR EVALUATING THE TEST ZONE PERFORMANCE OF ANECHOIC CHAMBERS DESIGNED FOR TESTING WIRELESS DEVICES
A COMPARISON OF METHODS FOR EVALUATING THE TEST ZONE PERFORMANCE OF ANECHOIC CHAMBERS DESIGNED FOR TESTING WIRELESS DEVICES Jame D. Huff John C. Mantovani Carl W. Sirle The Howland Company, Inc. 4540 Atwater
More informationCHAPTER 2 WOUND ROTOR INDUCTION MOTOR WITH PID CONTROLLER
16 CHAPTER 2 WOUND ROTOR INDUCTION MOTOR WITH PID CONTROLLER 2.1 INTRODUCTION Indutrial application have created a greater demand for the accurate dynamic control of motor. The control of DC machine are
More informationDesign and implementation of a hard real-time telerobotic control system using sensor-based assist functions
Univerity of South Florida Sholar Common Graduate Thee and Diertation Graduate Shool 8 Deign and implementation of a hard real-time teleroboti ontrol ytem uing enor-baed ait funtion Eduardo J. Vera-Jorge
More informationAC : TEACHING DIGITAL FILTER IMPLEMENTATIONS US- ING THE 68HC12 MICROCONTROLLER
AC 2011-549: TEACHING DIGITAL FILTER IMPLEMENTATIONS US- ING THE 68HC12 MICROCONTROLLER Li Tan, Purdue Univerity North Central DR. LI TAN i currently with the College of Engineering and Technology at Purdue
More informationExperiment 8: Active Filters October 31, 2005
Experiment 8: Active Filter October 3, In power circuit filter are implemented with ductor and capacitor to obta the deired filter characteritic. In tegrated electronic circuit, however, it ha not been
More informationComparison Study in Various Controllers in Single-Phase Inverters
Proceeding of 2010 IEEE Student Conference on Reearch and Development (SCOReD 2010), 13-14 Dec 2010, Putrajaya, Malayia Comparion Study in ariou Controller in Single-Phae Inverter Shamul Aizam Zulkifli
More informationActive Harmonic Elimination in Multilevel Converters Using FPGA Control
Active Harmonic Elimination in Multilevel Converter Uing FPGA Control Zhong Du, Leon M. Tolbert, John N. Chiaon Electrical and Computer Engineering The Univerity of Tenneee Knoxville, TN 7996- E-mail:
More informationMulti-sensor Remote Sensing Image Fusion Based On Retina-Inspired Model
009 IEEE Sympoium on Indutrial Eletroni and Appliation (ISIEA 009), Otober 4-6, 009, Kuala Lumpur, Malayia Multi-enor Remote Sening Image Fuion Baed On Retina-Inpired Model Haan Ghaemian Shool of Eletrial
More informationDESIGN OF SECOND ORDER SIGMA-DELTA MODULATOR FOR AUDIO APPLICATIONS
DESIGN OF SECOND ORDER SIGMA-DELTA MODULATOR FOR AUDIO APPLICATIONS 1 DHANABAL R, 2 BHARATHI V, 3 NAAMATHEERTHAM R SAMHITHA, 4 G.SRI CHANDRAKIRAN, 5 SAI PRAMOD KOLLI 1 Aitant Profeor (Senior Grade), VLSI
More informationExperimental Assessment of the Battery Lifetime in WSN Based on the Duty-Cycle Current Average Method
Wirele Senor Network, 2014, 6, 212-220 Publihed Online Otober 2014 in SiRe. http://www.irp.org/journal/wn http://dx.doi.org/10.4236/wn.2014.610021 Experimental Aement of the Battery Lifetime in WSN Baed
More informationAdaptive Space/Frequency Processing for Distributed Aperture Radars
Adaptive Space/Frequency Proceing for Ditributed Aperture Radar Raviraj Adve a, Richard Schneible b, Robert McMillan c a Univerity of Toronto Department of Electrical and Computer Engineering 10 King College
More informationSloppy Addition and Multiplication
Sloppy Addition and Multiplication IMM-Technical Report-2011-14 Alberto Nannarelli Dept. Informatic and Mathematical Modelling Technical Univerity of Denmark Kongen Lyngby, Denmark Email: an@imm.dtu.dk
More informationMassachusetts Institute of Technology Haystack Observatory WESTFORD, MASSACHUSETTS DATE 07/15/2009
BBD Memo #033 Maachuett Intitute of Technolog Hatack Obervator WESTFORD, MASSACHUSETTS 0886 DATE 07/5/2009 To: Broadband Development Group From: C. J. Beaudoin Subject: Holographic Proceing and Conideration
More informationA Two-Stage Optimization PID Algorithm
PID' Brecia (Italy), March 8-3, ThB. A Two-Stage Optimization PID Algorithm Gíli Herjólfon Anna Soffía Haukdóttir Sven Þ. Sigurðon Department of Electrical and Computer Engineering,Univerity of Iceland
More informationTrACS: Transceiver Architecture and Wireless Channel Simulator
TrACS: Traneiver Arhiteture and Wirele Channel Simulator Chithrupa Rameh Student Doent, ECS/RAMSIS Profeor, ECS/RAMSIS Profeor, EE/Comm Theory Royal Intitute of TehnologyRoyal Intitute of TehnologyRoyal
More informationSimulation of Six Phase Split Winding Induction Machine Using the Matlab/Simulink Environment
Simulation of Six Phae Split Winding nduction Machine Uing the Matlab/Simulink Environment Ogunjuyigbe A.S.O, Nnachi A.F, Jimoh A.A member EEE and Nicolae D. member EEE Electrical Engineering Department,
More informationPhysically-Proximal Human-Robot Collaboration: Enhancing Safety and Efficiency Through Intent Prediction
AIAA Infoteh@Aeropae Conferene andaiaa Unmanned...Unlimited Conferene 6-9 April 009, Seattle, Wahington AIAA 009-950 Phyially-Proximal Human-Robot Collaboration: Enhaning Safety and Effiieny Through
More informationSelf-Programmable PID Compensator for Digitally Controlled SMPS
6 IEEE COMPEL Workhop, Renelaer Polytechnic Intitute, Troy, NY, USA, July 16-19, 6 Self-Programmable PID Compenator for Digitally Controlled SMPS Zhenyu Zhao and Alekandar Prodi Univerity of Toronto Toronto,
More informationV is sensitive only to the difference between the input currents,
PHYSICS 56 Experiment : IC OP-Amp and Negative Feedback In thi experiment you will meaure the propertie of an IC op-amp, compare the open-loop and cloed-loop gain, oberve deterioration of performance when
More informationPower Electronics Laboratory. THE UNIVERSITY OF NEW SOUTH WALES School of Electrical Engineering & Telecommunications
.0 Objective THE UNIVERSITY OF NEW SOUTH WALES School of Electrical Engineering & Telecommunication ELEC464 Experiment : C-C Step-own (Buck) Converter Thi experiment introduce you to a C-C tep-down (buck)
More information5.8 Gb/s 16:1 multiplexer and 1:16 demultiplexer using 1.2 m BiCMOS
Downloaded from orbit.dtu.dk on: Mar 13, 218 5.8 Gb/s 16:1 multiplexer and 1:16 demultiplexer using 1.2 m BiCMOS Midtgaard, Jaob; Svensson, C. Published in: Proeedings of the IEEE International Symposium
More informationHardware-in-the-loop tuning of a feedback controller for a buck converter using a GA
SPEEDAM 8 International Sympoium on Power Electronic, Electrical Drive, Automation and Motion Hardware-in-the-loop tuning of a feedback controller for a buck converter uing a GA Mr K. D. Wilkie, Dr M.
More informationIJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 11, 2016 ISSN (online):
IJSRD - International Journal for Scientific Reearch & Development Vol. 3, Iue 11, 2016 ISSN (online): 2321-0613 Deign and Analyi of IIR Peak & Notch Ravi Choudhary 1 Pankaj Rai 2 1 M.Tech. Student 2 Aociate
More informationPhase-Locked Loops (PLL)
Phae-Locked Loop (PLL) Recommended Text: Gray, P.R. & Meyer. R.G., Analyi and Deign of Analog Integrated Circuit (3 rd Edition), Wiley (992) pp. 68-698 Introduction The phae-locked loop concept wa firt
More informationHEURISTIC APPROACHES TO SOLVE THE U-SHAPED LINE BALANCING PROBLEM AUGMENTED BY GENETIC ALGORITHMS. Ulises Martinez William S. Duff
Proceeding of the 200 Sytem and Information Engineering Deign Sympoium Matthew H. Jone, Stephen D. Pate, and Barbara E. Tawney, ed. HEURISTIC APPROACHES TO SOLVE THE U-SHAPED LINE BALANCING PROBLEM AUGMENTED
More informationSIMULINK for Process Control
SIMULINK for Proce Control Simulink for Control MATLAB, which tand for MATrix LABoratory, i a technical computing environment for high-performance numeric computation and viualization. SIMULINK i a part
More informationTexas Instruments Analog Design Contest
Texas Instruments Analog Design Contest Oregon State University Group 23 DL Paul Filithkin, Kevin Kemper, Mohsen Nasroullahi 1. Written desription of the projet Imagine a situation where a roboti limb
More informationIE 361 Module 6. Gauge R&R Studies Part 2: Two-Way ANOVA and Corresponding Estimates for R&R Studies
IE 361 Module 6 Gauge R&R Studie Part 2: Two-Way ANOVA and Correponding Etimate for R&R Studie Reading: Section 2.2 Statitical Quality Aurance for Engineer (Section 2.4 of Revied SQAME) Prof. Steve Vardeman
More informationCapacitor Voltage Control in a Cascaded Multilevel Inverter as a Static Var Generator
Capaitor Voltage Control in a Casaded Multilevel Inverter as a Stati Var Generator M. Li,J.N.Chiasson,L.M.Tolbert The University of Tennessee, ECE Department, Knoxville, USA Abstrat The widespread use
More informationA moving sound source localization method based on TDOA
A moving ound ource localization method baed on TDOA Feng MIAO; Diange YANG ; Ruia WANG; Junie WEN; Ziteng WANG; Xiaomin LIAN Tinghua Univerity, China ABSTRACT The Time Difference of Arrival (TDOA) method
More informationEEEE 480 Analog Electronics
EEEE 480 Analog Electronic Lab #1: Diode Characteritic and Rectifier Circuit Overview The objective of thi lab are: (1) to extract diode model parameter by meaurement of the diode current v. voltage characteritic;
More informationMIMO Systems: Multiple Antenna Techniques
ADVANCED MIMO SYSTEMS MIMO Sytem: Multiple Antenna Technique Yiqing ZOU, Zhengang PAN, Kai-Kit WONG Dr, Senior Member of IEEE, Aociate Editor, IEEE TWirele, IEEE CL, and JoC (AP), Senior Lecturer, Department
More informationUnit 7. Gates. Checkers / Decoders. Fundamental Digital Building Blocks: Decoders & Multiplexers CHECKERS / DECODERS
7. 7.2 Unit 7 undamental Digital Building Block: Decoder & Multipleer CHECKER / DECODER 7.3 7.4 Gate Gate can have more than 2 input but the function ta the ame ND = output = if LL input are Output for
More informationTechniques for Implementing a Model Simulated on a Physical Drive Vector Control
3 rd International Sympoium on Electrical Engineering and Energy er September 24-25, 2009, Suceava Technique for Implementing a Model Simulated on a Phyical Drive Vector Control Ciprian AFANASOV "Stefan
More informationSINGLE-PHASE ACTIVE FILTER FOR HIGH ORDER HARMONICS COMPENSATION
.jee.ro SINGLE-PHASE ACTIVE FILTER FOR HIGH ORDER HARMONICS COMPENSATION Kyo-Beum Lee Diviion of Electrical and Computer Engineering, Ajou Univerity San5, Woncheon-dong, Yeontong-gu, Suon 44-749, Korea
More informationMAX3610 Synthesizer-Based Crystal Oscillator Enables Low-Cost, High-Performance Clock Sources
Deign Note: HFDN-31.0 Rev.1; 04/08 MAX3610 Syntheizer-Baed Crytal Ocillator Enable Low-Cot, High-Performance Clock Source MAX3610 Syntheizer-Baed Crytal Ocillator Enable Low-Cot, High-Performance Clock
More informationFM Range Calculation
FM Range Calculation Thi heet i to etimate of the range that can be epected from an FM or ASK modulated ytem. Chri Haji-Michael www.unhadow.co.uk It ue a modified-verion of the Fri tranmiion equation.
More informationCrystal Controlled CMOS Oscillator for MHz RFID Reader. S kristalom krmiljen CMOS oscillator za MHz RFID bralnik
Original cientific paper rytal ontrolled MOS Ocillator for 3.5 MHz RFID Reader S. M. A. Motakabber, M. I. Ibrahimy Journal of Microelectronic, Electronic omponent Material Vol. 43, No. (3), 9 3 Department
More informationLab 4: The transformer
Lab 4: The tranformer ELEC 305 July 8 05 Read thi lab before your lab eriod and anwer the quetion marked a relaboratory. You mut how your re-laboratory anwer to the TA rior to tarting the lab. It i a long
More informationECE451/551 Matlab and Simulink Controller Design Project
ECE451/551 Matlab and Simulink Controller Deign Project Aim: Ue Matlab and Simulink to build and imulate variou control configuration a dicued in the Modern Control ection (chapter 18-23) in the intructor
More informationChapter Introduction
Chapter-6 Performance Analyi of Cuk Converter uing Optimal Controller 6.1 Introduction In thi chapter two control trategie Proportional Integral controller and Linear Quadratic Regulator for a non-iolated
More informationUNIVERSITY OF SASKATCHEWAN EE456: Digital Communications FINAL EXAM, 9:00AM 12:00PM, December 9, 2010 (open-book) Examiner: Ha H.
Name: Page 1 UNIVERSIY OF SASKACHEWAN EE456: Digital Communication FINAL EXAM, 9:00AM 1:00PM, December 9, 010 (open-book) Examiner: Ha H. Nguyen Permitted Material: Only textbook and calculator here are
More informationExperiment 3 - Single-phase inverter 1
ELEC6.0 Objective he Univerity of New South Wale School of Electrical Engineering & elecommunication ELEC6 Experiment : Single-phae C-C Inverter hi experiment introduce you to a ingle-phae bridge inverter
More informationSELF-ASSEMBLY FOR DISCREET, FAULT-TOLERANT, AND SCALABLE COMPUTATION ON INTERNET-SIZED DISTRIBUTED NETWORKS. Yuriy Brun
SELF-ASSEMBLY FOR DISCREET, FAULT-TOLERANT, AND SCALABLE COMPUTATION ON INTERNET-SIZED DISTRIBUTED NETWORKS by Yuriy Brun A Diertation Preented to the FACULTY OF THE GRADUATE SCHOOL UNIVERSITY OF SOUTHERN
More informationAdaptive Groundroll filtering
Adaptive Groundroll filtering David Le Meur (CGGVerita), Nigel Benjamin (CGGVerita), Rupert Cole (Petroleum Development Oman) and Mohammed Al Harthy (Petroleum Development Oman) SUMMARY The attenuation
More informationA Multi-Machine Power System Stabilizer Using Fuzzy Logic Controller
A Multi-Machine Power Sytem Stabilizer Uing Fuzzy Logic Controller Dr. A. Taifour Ali, 2 Dr. Eia Bahier M Tayeb, 3 M. Kawthar A. Adam,2 College of Engineering; Sudan Univerity of Science & Technology;
More informationBefore the beginning of the Q wave At the top of the R wave After the end of the S wave
334 AcqKnowledge 4 Software Guide Detect and Claify Heartbeat Thi robut QRS detector i tuned for human ECG Lead II ignal. It attempt to locate QRS complexe and place an event near the center of each QRS
More informationEFFECT OF THE FEEDER CABLE AND TRANSFORMER IMPEDANCE ON THE MECHANICAL OUTPUT CHARACTERISTIC OF THE INDUCTION MOTOR
Intenive Programme Renewable Energy Source May 2011, Železná Ruda-Špičák, Univerity of Wet Bohemia, Czech Republic EFFECT OF THE FEEDER CABLE AND TRANSFORMER IMPEDANCE ON THE MECHANICAL OUTPUT CHARACTERISTIC
More informationProceedings of Meetings on Acoustics
Matui et al. Proeeding of Meeting on Aouti Volume 19, 013 http://aoutialoiety.org/ ICA 013 Montreal Montreal, Canada - 7 June 013 Signal Proeing in Aouti Seion 1pSP: Miellaneou Topi in Signal Proeing in
More informationOptimal Control for Single-Phase Brushless DC Motor with Hall Sensor
Reearch Journal of Applied Science, Engineering and Technology 5(4): 87-92, 23 ISSN: 24-7459; e-issn: 24-7467 Maxwell Scientific Organization, 23 Submitted: June 22, 22 Accepted: Augut 7, 22 Publihed:
More informationSimulation and Modeling of Fractional-N sigma delta PLL for Quantisation Noise Optimisation
Simulation and Modeling of Fractional-N igma delta PLL for Quantiation Noie Optimiation Appu Baby M.Tech, VLSI Deign and Embedded Sytem RV College of Engineering Bengaluru, India Dr. Kariyappa B. S. Profeor,
More informationThe RCS of a resistive rectangular patch antenna in a substrate-superstrate geometry
International Journal of Wirele Communication and Mobile Computing 0; (4): 9-95 Publihed online October 0, 0 (http://www.ciencepublihinggroup.com/j/wcmc) doi: 0.648/j.wcmc.0004. The RCS of a reitive rectangular
More informationELEC353 Practice Problem Set #6
EEC353 Practice Problem Set #6. The value of load impedance mut be found by meaurement, at 200 MHz. An engineer meaure the tanding-wave pattern a hown in the figure above. The figure how the amplitude
More informationResearch on Control Technology of Permanent Magnet Synchronous Motor Based on Iterative Algorithm Liu Yangyang 1c, Yang Guang 2b, Zou Qi 1c,
3rd International Conference on Mechanical Engineering and Intelligent Sytem (ICMEIS 2015) Reearch on Control Technology of Permanent Magnet Synchronou Motor Baed on Iterative Algorithm Liu Yangyang 1c,
More informationControl Method for DC-DC Boost Converter Based on Inductor Current
From the electedwork of nnovative Reearch Publication RP ndia Winter November 1, 15 Control Method for C-C Boot Converter Baed on nductor Current an Bao Chau Available at: http://work.bepre.com/irpindia/46/
More informationPrevious lecture. Lecture 5 Control of DVD reader. TheDVD-reader tracking problem. Can you see the laser spot?
Lecture 5 Control of DVD reader Previou lecture Focu control Radial control (Track following) Lecture 4: Specification in frequency domain Loop haping deign Problem formulation Modeling Specification Focu
More informationEvergreen Elementary School. Math 6: Entire Course, 25 Questions
Evergreen Elementary School Math 6: Entire Coure, 25 Quetion Your core wa 5/25=20%. You took 6 minute, 52 econd to complete the tet. Click here to do thi tet again! 1. Look at the following grid: Following
More informationSelf Resonance Cancellation for Joint Torque Control Using Torque Sensor
IEEJ International Workhop on ening, Actuation, Motion Control, and Optimization elf onance Cancellation for Joint Torque Control Uing Torque enor Akiyuki Haegawa tudent Member, Hirohi Fujimoto enior Member
More informationHow is the cube root of a number different from the square root of a number? When you multiply a number by itself twice, you cube the number.
4. Finding Cube Root How i the cube root of a number different from the quare root of a number? When you multiply a number by itelf twice, you cube the number. Symbol for cubing i the exponent. 4 = 4 4
More informationCandidate Spectral Estimation for Cognitive Radio
Proeedings of the th WE International Conferene on COMMUNICTION, gios Nikolaos, Crete Island, Greee, July 6-8, 7 9 Candidate petral Estimation for Cognitive Radio MIGUEL ROJ,3, MIGUEL LGUN,,N I PÉREZ,
More informationNew Resonance Type Fault Current Limiter
New Reonance Type Fault Current imiter Mehrdad Tarafdar Hagh 1, Member, IEEE, Seyed Behzad Naderi 2 and Mehdi Jafari 2, Student Member, IEEE 1 Mechatronic Center of Excellence, Univerity of Tabriz, Tabriz,
More informationSETTING UP A GRID SIMULATOR A. Notholt 1, D. Coll-Mayor 2, A. Engler 1
SETTING U A GRID SIMULATOR A. Notholt, D. CollMayor 2, A. Engler Intitut für Solare Energieverorgungtechnik (ISET). Königtor 9. D349 Kael anotholt@iet.unikael.de 2 Department of hyic. Univerity of Balearic
More information2.1 Circuit transform CHAPTER FDSM 2.0
2CHAPTER 2. Circuit tranform CHAPTER The firt-order FDSM 2. Thi chapter tart by tranforming the conventional DSM into a non-feedback equivalent whoe new propertie are dicued. The firt-order FDSM principle
More informationRESEARCH ON NEAR FIELD PASSIVE LOCALIZATION BASED ON PHASE MEASUREMENT TECHNOLOGY BY TWO TIMES FREQUENCY DIFFERENCE
RESEARCH ON NEAR FIED PASSIVE OCAIZATION BASED ON PHASE MEASUREMENT TECHNOOGY BY TWO TIMES FREQUENCY DIFFERENCE Xuezhi Yan, Shuxun Wang, Zhongheng Ma and Yukuan Ma College of Communication Engineering
More informationA Flyback Converter Fed Multilevel Inverter for AC Drives
2016 IJRET olume 2 Iue 4 Print IN: 2395-1990 Online IN : 2394-4099 Themed ection: Engineering and Technology A Flyback Converter Fed Multilevel Inverter for AC Drive ABTRACT Teenu Joe*, reepriya R EEE
More informationPULSEWIDTH CONTROL WITH DELAY LOCKED LOOP
PULSEWITH ONTOL WITH ELAY LOKE LOOP Goran S. Jovanović and Mile K. Stojčev Faculty of Electronic Engineering, Univerity of Niš, Aleandra Medvedova 4, Niš, Serbia, tojcev@elfa.ni.ac.yu Abtract-- The duty-cycle
More information