A Fast and Precise Blind I/Q Mismatch Compensation for Image Rejection in Direct-Conversion Receiver
|
|
- Leslie Rich
- 5 years ago
- Views:
Transcription
1 A Fast ad Precise Blid I/Q Mismatch Compesatio for Image Rejectio i Direct-Coversio Receiver Sua Kim, Dae-Youg Yoo, Hyug Chul Park, Giwa Yoo, ad Sag-Gug Lee I this paper, we propose a ew digital blid iphase/quadrature-phase (I/Q) mismatch compesatio techique for image rejectio i a direct-coversio receiver (DCR). The proposed image-rejectio circuit adopts DC offset cacellatio ad a sig-sig least mea squares (LMS) algorithm with a uique step size adaptatio both for a fast ad precise I/Q mismatch estimatio. I additio, several performace-optimizig desig cosideratios related to accuracy, speed, ad hardware simplicity are discussed. The implemetatio of the proposed circuit i a FPGA results i a imagerejectio ratio (IRR) of 65 db, which is the best performace with modulated sigals, alog with a adaptatio time of 0.9 secods, which is a tefold icrease i the compesatio speed as compared to previously reported circuits. The proposed techique will be a promisig solutio i the area of image rejectio to icrease both the speed ad accuracy of future DCRs. Keywords: Image rejectio, I/Q gai mismatch, I/Q phase mismatch, DC offset, direct-coversio receiver, DCR, low-if, zero-if, LMS algorithm, adaptive step size. Mauscript received Apr. 05, 013; revised Oct. 14, 013; accepted Oct. 1, 013. This work was supported by the Ceter for Itegrated Smart Sesors fuded by the Miistry of Sciece, ICT & Future Plaig as Global Frotier Project (CISS-01M3A6A54195). Sua Kim (phoe: , sua.kim@kaist.ac.kr), Dae-Youg Yoo (dyyoo07@kaist.ac.kr), Giwa Yoo (gwyoo@ee.kaist.ac.kr), ad Sag-Gug Lee (sglee@ee.kaist.ac.kr) are with the Departmet of Electrical egieerig, KAIST, Daejeo, Rep. of Korea. Hyug Chul Park (hcpark@seoultech.ac.kr) is with the Departmet of Electroic ad IT Media Egieerig, Seoul Natioal Uiversity of Sciece ad Techology, Seoul, Rep. of Korea. I. Itroductio The direct-coversio receiver (DCR), referred to as a low itermediate frequecy (low-if) or zero itermediate frequecy (zero-if) receiver, has bee a preferred choice for may wireless commuicatio systems of today due to its simple architecture ad low power cosumptio. However, the iphase/quadrature-phase (I/Q) mismatch, which degrades image sigal rejectio performace, has bee a chroic problem i DCRs, particularly those with a low-if receiver [1]. Some image-rejectio techiques based o aalog circuits have bee cosidered as less competitive due to I/Q mismatches, which stem from a imperfectly balaced layout ad process ad voltage ad temperature variatios []. Curretly, wireless commuicatio systems typically require multi-mode multibad (MMMB) sigle chip solutios. Ufortuately, aalog calibratio circuits for a MMMB sigle chip result i relatively high power cosumptio ad a large chip size, thus icreasig the cost to the difficulty i sharig multiple stadards. For this reaso, some I/Q mismatch compesatio techiques have bee ivestigated. These adopt digital or hybrid (aalog/digital) solutios [3]-[1]. They overcome the limitatios of aalog-oly solutios, ad digital solutios i particular provide a programmable sigle calibratio circuit that is likely to eable a software-defied radio receiver for the implemetatio of a MMMB sigle chip. More specifically, digital I/Q mismatch compesatio techiques have bee developed ot oly by data-aided (DA) estimatio usig o-lie pilot sigals or off-lie test toes [3]- [5] but also by o-data-aided (NDA) (blid) estimatio usig 1 Sua Kim et al. 014 ETRI Joural, Volume 36, Number 1, February 014
2 statistical attributes [6]-[11]. Although DA estimatio methods are usually fast ad show desirable performace, blid estimatio methods are preferred due to their lower levels of applicatio depedecy ad complexity. Amog the studies of a blid image-rejectio techique, Lerstaveesi ad Sog [10] reported the best image-rejectio ratio (IRR) of 65 db alog with simply implemeted hardware eabled by a sig detectio-oly method. The drawbacks of their techique are its relatively log adaptatio time of 6.7 secods as well as the sigificat degradatio of the level of accuracy that occurs uder a coditio of DC offset. To overcome the DC offset issue, other digital I/Q mismatch compesatio techiques, icludig DC offset cacellatio, have bee ivestigated, but they have resulted i icreased hardware complexity [4]. This paper reports a ew digital image-rejectio circuit usig a blid I/Q mismatch compesatio techique alog with a DC offset cacellatio scheme. The proposed image-rejectio techique shows very precise accuracy, a sigificatly shorter adaptatio time, ad relatively simple hardware compared to previously reported works. A aalysis of the image problem caused by the I/Q mismatches i a DCR is provided i sectio II. The proposed image-rejectio techique, which ivolves the use of a I/Q mismatch compesator ad a precedig DC offset compesator, is described i sectio III. Sectio IV presets the desig cosideratios of the proposed imagerejectio techique for optimum performace i terms of accuracy, speed, ad hardware simplicity. Sectio V shows the measuremet results of the proposed image-rejectio circuit. II. Image Problem i Direct Coversio Receivers The block diagram of a typical direct-coversio receiver (DCR) is show i Fig. 1. I this figure, each mixer of the I ad Q paths multiplies the RF sigal with local carriers with respective phase shifts of 0º ad 90º. This mixig process is equivalet to the multiplicatio of the RF sigal by a complex jωt local carrier, expressed by e = cos( ωt) + jsi( ωt). However, due to the asymmetry betwee the I ad Q paths of the aalog circuits, the complex local carrier is modified as follows: α θ α θ s () t = 1+ cos( ωt ) j 1 si( ωt ), + + (1) α j e j θ θ α (1 + ) + (1 ) e = α j (1 + ) e (1 ) e + ω α jθ e + e θ θ α j t jω t j e e, jω t jω t () RF LNA cos( ω t) 0 / 90 si( ω t) ADC ADC Fig. 1. Block diagram of typical DCR. Wated sigal DC Iterferer f f DSP RF sigal Image of wated sigal Fig.. Effects of mismatched local carrier o received IF sigal spectra. where gai mismatch α ad phase mismatch θ betwee the I ad Q paths are reflected symmetrically, ad the values of α ad θ are assumed to be very small. Assumig that the gai ad phase mismatches are static over the frequecy (f ) of iterest, the mismatches i the amplitude ad phase geerate uwated leakage of the complex local carrier at the egative frequecy j t e ω, as idicated i (). The effects of the mixig process of the received RF sigal ad the mismatched local carrier o the received IF sigal spectra are also ivestigated, as plotted i Fig.. The top portio of Fig. shows the sigal spectra of the RF sigal ad the iterferer located at ± f RF. The middle portio of Fig. shows the sigal spectra of the sigal located at ± f ; the sigal at f is the leakage sigal of the complex local carrier geerated by the mismatches. The bottom portio of Fig. shows the sigal spectra of the dowcoverted RF sigal ad iterferer by the sigal; the uwated image sigals of the RF sigal ad iterferer are also dow-coverted to ± f IF due to the leakage. We defie the received RF sigal as follows: srf() t = Asig cos( ωsigt) + Ait cos( ωitt) Asig jωsigt jωsigt Ait jωitt jωitt = ( e + e ) + ( e + e ), (3) where A sig (A it ) ad ω sig (ω it ) are the amplitude ad the frequecy of the wated RF sigal (iterferer), respectively. The, the received IF sigal dow-coverted by the mismatched complex local carrier is obtaied via ETRI Joural, Volume 36, Number 1, February 014 Sua Kim et al. 13
3 sif () t = srf () t s () t Asig A α jθ = e + e A A it α jθ + e + e jωift it jωift jω sig IFt jωift where ω IF = ω RF ω. We also assume that the high frequecy compoets geerated from the mixig process are elimiated by low-pass filters. As show i (4) ad Fig., the quality of the wated sigal that is dow-coverted by the mismatched complex local carrier is degraded by the image sigal of the iterferer. The degree of degradatio ca be expressed by a IRR, which is the ratio of the wated sigal power versus the image sigal power, as give by IRR db Psig Asig / = 10log = 10log P A / ( α jθ)/ img sig 4 10 log. α + θ To obtai a IRR of db, which is the typical requiremet of curret wireless commuicatio systems, oly a gai mismatch of 0.1% ad a phase mismatch of 0.1º are allowed. Thus, extremely precise I/Q mismatch compesatio ca remove this image sigal of the iterferer from the sigal bad of iterest, evetually icreasig the sigal-to-oise ratio (SNR)., (4) (5) III. Image Rejectio Techique I this sectio, we describe a image-rejectio techique that resolves the problem metioed i the previous sectio. As show i Fig. 3, the proposed image-rejectio circuit cosists of a DC offset compesator ad a I/Q mismatch compesator. The I/Q mismatch compesator utilizes the sig-sig least mea squares (LMS) algorithm, ad the DC offset compesator precedes the I/Q mismatch compesator for a more accurate mismatch estimatio. The details of the proposed image-rejectio circuit show i Fig. 3 will be explaied i the followig subsectios. 1. Mismatch Estimatio Based o Sig LMS Algorithm A perfectly matched DCR is desiged to receive both I ad Q sigals with the same gai but at 90º out of phase. Assumig that the two sigals are wide-sese statioary, the magitude of each sigal ca be obtaied from its autocorrelatio; hece, the differece betwee the two autocorrelatios idicates the gai mismatch betwee them, as follows: uα = E{ I Q } α θ α θ = E 1+ cos ( t ) 1 si ( t ) ω + ω 1 α 1 α = 1 1 α, (6) + = I/Q Mismatch compesator DC Offset compesator 1 α'/ Image rejecter I I' θ'/ Q Q' 1+α'/ Average Average Z Z α' α' [k] α' [k ] θ' θ' [k] θ' [k ] µ' α µ' α µ' θ µ' θ E{sg(I Q )} Accum. MSB µ α r E{sg(IQ)} Accum. MSB µ θ r sg(i Q) sg(i+q) sg(i) MSB sg(q) MSB Mismatch estimator Fig. 3. Block diagram of proposed image-rejectio circuit. 14 Sua Kim et al. ETRI Joural, Volume 36, Number 1, February 014
4 Gai error (eα) Error covergece characteristic estimated, leadig to a greater amout of IRR. However, more accurate values of α ad θ require smaller values of μ α ad μ θ, which results i a loger adaptatio time for covergece. Therefore, the IRR ad the adaptatio time of the sig LMS algorithm exist i a tradeoff relatioship, which ca explai the relatively log adaptatio time for the high IRR i a imagerejectio circuit i earlier work [10] Number of loops (k) 5 30 Fig. 4. Error covergece characteristics of sig LMS algorithm. where E{ } is a expectatio fuctio, ad sigals I ad Q are borrowed from (1). I a similar maer, because sigals I ad Q are orthogoal ad ucorrelated with each other, the crosscorrelatio of the two sigals idicates the amout of the phase mismatch betwee them, as follows: uθ = E{ I Q} α θ α θ = E 1+ cos( ωt ) 1 si( ωt ) + α cosθ θ = 1 4. (7) Based o this priciple, the gai ad phase mismatches of the I ad Q sigals ca be estimated usig the sig LMS algorithm. These are respectively give by ad α [ k+ 1] = α [ k] + μ α sg( u α ) (8) θ [ k+ 1] = θ [ k] + μ θ sg( u θ ), (9) where α [k] ad θ [k] represet the estimated gai ad phase mismatches at the k-th loop, respectively, ad μ α ad μ θ represet the step size of the LMS algorithm for the gai ad phase mismatch estimatios, respectively. The expectatio values, u α ad u θ, will produce zero if the I ad Q sigals have the same magitude alog with beig 90º out of phase. Defiig the gai error as the differece betwee the actual ad the estimated gai mismatches (that is, e α [k] = α[k] α [k]) ad the phase error as the differece betwee the actual ad the estimated phase mismatches (that is, e θ [k] = θ[k] θ [k]), the sig LMS adaptatio process coverges whe e α [k] ad e θ [k] come withi ± μ α ad ± μ θ, respectively. Figure 4 shows the error covergece characteristics for a example of a gai mismatch of 5% ad a step size of 0.44%. The smaller the values of e α ad e θ are, the more accurately α ad θ ca be. Proposed I/Q mismatch Compesator The mismatch estimatio process usig the sig LMS adaptatio method show i (8) ad (9) coverges whe e α [k] ad e θ [k] come withi ± μα ad ± μ θ, respectively. Cosequetly, as show i Fig. 4, the mismatch estimator displays a uique characteristic i that the errors coverge to zero, at which poit they oscillate betwee two differet values oce the errors are reduced withi ± μ. I this work, as show i Fig. 3, alog with the covergece characteristics, the adoptio of the proposed μ r resolves the tradeoff relatioship betwee the IRR ad the adaptatio time of the sig LMS algorithm. The proposed μ r produces a adaptive step size of μ whe the error coverges, that is, e[k] = e[k ]. The adaptatio process starts with a large iitial step size to speed up the etire adaptatio process; whe the covergece characteristics are detected, the μ r reduces the step size ad cotiues the adaptatio process util the ext covergece is detected. The proposed mismatch estimator adopts a biary searchig algorithm for a simple ad fast estimatio such that the μ r reduces the step size by half at every covergece. The μ process is repeated util the step size μ becomes small eough to satisfy the required IRR such that a high IRR ad fast adaptatio speed ca be achieved simultaeously. I Fig. 5, the process of error Gai error (eα) Step size (µ'α) Number of loops (k) Fig. 5. Covergece characteristics of gai error ad step size s. ETRI Joural, Volume 36, Number 1, February 014 Sua Kim et al. 15
5 covergece i accordace with the step size of the proposed mismatch estimator is demostrated for a example of a gai mismatch of 5%. I the figure, the step size μ α is iitially set to (= 5 ) ad is reduced by half whe the error covergece characteristics are detected i e α. The iitial step size ca be optimally determied by the process described i sectio IV. By virtue of the proposed μ r, the gai error is appreciably reduced withi oly a few loops. The proposed mismatch estimator icludig the μ r, which is show i Fig. 3, is ow give by α [ k+ 1] = α [ k] + μ α [ k] sg [ E{sg( I + Q) sg( I Q)}] (10) ad θ [ k+ 1] = θ [ k] + μ θ [ k] sg [ E{sg( I) sg( Q)}], (11) where μ α ad μ θ are the adaptive step sizes produced by the μ r. The expectatio values i (10) ad (11) are implemeted by a simple accumulatio circuit, ad the μ is performed by a shift right operatio. As show i Fig. 3 ad i (10) ad (11), for a simple hardware implemetatio, the gai mismatch estimator is required to detect oly the respective sigs of I+Q ad I Q, istead of takig the etire magitude of I Q. I the same maer, the phase mismatch estimator is required to detect oly the respective sigs of I ad Q, referred to as the sig-sig LMS algorithm. As the error covergece characteristics of the sig-sig LMS algorithm are idetical to those of the sig LMS algorithm, the proposed μ r is also feasible for use with the sig-sig LMS algorithm. As show i Fig. 3, usig the estimated gai ad phase mismatches (α ad θ ) from the proposed mismatch estimator, the image rejector compesates for the received sigal agaist the image sigal caused by the mismatches. The image rejector is implemeted with just four multipliers ad two adders because the compesated sigals (I, Q ) ca be obtaied by a liear combiatio of the mismatched sigals (I, Q) [10]. Give that the proposed I/Q mismatch compesator adopts a blid estimatio method that depeds oly o the statistical properties ad the repeated error covergece characteristics, it has the advatage of applicatio-idepedece. 3. DC Offset Compesator The sig-sig LMS algorithm used i the proposed I/Q mismatch compesator accumulates errors at the DC [10]. As a result, the accuracy of the mismatch estimatio is strogly affected by ay possible sigals or offset compoets at the DC. For a demostratio, the proposed I/Q mismatch compesator, which icludes the proposed mismatch estimator expressed i (10) ad (11), is simulated for a sigal with a itetioally Image-rejectio ratio (db) Normalized DC offset (V) Fig. 6. IRR of proposed I/Q mismatch compesator as fuctio of ormalized DC offset. added DC offset. Figure 6 shows the average amout of IRR through 10,000 trials for the proposed I/Q mismatch compesator as a fuctio of the ormalized DC offset to the sigal amplitude. The result demostrates that the IRR is degraded severely with the DC offset. To resolve this problem, the proposed image-rejectio circuit adopts a simple DC offset compesator [13] before the I/Q mismatch compesator, as show i Fig. 3. The DC offset compesator cosists of a offset estimator ad a subtractor for each I/Q path. The offset estimator estimates the offset by averagig a certai period of the received sigals based o the assumptio that the trasmitted sigals are zero-mea stochastic sigals, ad the subtractor the removes the estimated DC offset from the received sigals. IV. Desig Cosideratios The proposed I/Q mismatch compesator, which adopts the sig-sig LMS algorithm with a step size r, improves the speed of the compesatio process while keepig its accuracy itact. However, i some wireless trasceiver systems that operate with low carrier frequecies, a low samplig rate is uavoidable such that the data accumulatio time to obtai the expectatios i (10) ad (11) becomes loger. Whe such a usatisfactory performace is predicted, it is better to use the magitude detectio method to implemet a simple hardware setup, as show i (8) ad (9), so that a smaller amout of data is used for mismatch detectio, tha to use the sig detectio method, as show i (10) ad (11). As a result of the simulatio, the amout of IRR is plotted as a fuctio of the amout of data for accumulatio for a compariso of the magitude detectio ad sig detectio processes, as show i Fig bit 64-QAM I/Q sigals with gai ad phase mismatches of 5% ad 3º, respectively, are used, ad the IRR results are 16 Sua Kim et al. ETRI Joural, Volume 36, Number 1, February 014
6 bit IRR (db) Magitude detectio Sig detectio IRR (db) bit Number of data for accumulatio Fig. 7. Plot of IRR as fuctio of umber of data for accumulatio for magitude ad sig detectios Number of data for accumulatio Fig. 9. IRR as fuctio of umber of data for accumulatio for approximated resolutios of sigals (from 10-bit to 1-bit). α' θ' α' µ α r θ' µ θ r µ' α µ' θ Accum. Accum. Magitude detectio I Q Covergece time (Loops) α = 10% α = 7% α = 4% α = 1% Opt.@α = 10% Opt.@α = 7% Opt.@α = 4% Opt.@α = 1% Fig. 8. Block diagram of mismatch estimator with magitude detectio. averaged through 10,000 trials. The magitude detectio, that is, the sig LMS algorithm, ca provide a IRR of db for a small amout of data accumulatio, 6, while the sig detectio method requires cosiderably more data accumulatio, 0, to obtai the same IRR. However, whereas a oe-bit (sig) multiplicatio fuctio ca be implemeted by a simple XNOR gate, as show i Fig. 3, the magitude detectio fuctio requires bulky multibit multipliers, as show i Fig. 8. It is ot easy to justify a higher speed while guarateeig higher accuracy at the expese of a bulky chip size. This coflict ca be mitigated by sacrificig the sigal resolutio for the accumulatio time. To retai the accuracy, the approximatio of the sigal with a few most sigificat bits (MSBs) ca shrik the chip size of the multiplier i the squared ratio, but at the cost of icreasig the amout of data for accumulatio. Figure 9 shows the average IRR through 100 trials as a fuctio of the amout of data for accumulatio for approximated resolutios of the sigal (from 10 bits to 1 bit). This simulatio is performed with a sigal eviromet idetical to that show i Fig. 7; hece, the Iitial step size Fig. 10. Covergece time as fuctio of iitial step size for various gai mismatches. results from the approximated resolutio of 10 bits ad 1 bit correspod to the magitude detectio ad the sig detectio methods, respectively. It should be oted that the sigal approximatio process clearly iduces aother DC offset, which degrades the image-rejectio performace. Therefore, a additioal DC offset compesator eeds to be added before the accumulatio (expectatio) process to obtai more accurate results. The iitial step size for the μ r i the proposed I/Q mismatch compesator is also importat to cosider. A large iitial step size icreases the adaptatio speed by tracig mismatches with a large step i the begiig. However, if the actual mismatch is smaller tha the iitial step size, adaptatio time is wasted util the step size is reduced to its miimum value by repeatig the covergece cycles. Figure 10 shows the covergece time (umber of loops) as a fuctio of the iitial step size for various gai mismatches of 10%, 7%, 4%, ad 1% whe the phase mismatch is set to zero. The same ETRI Joural, Volume 36, Number 1, February 014 Sua Kim et al. 17
7 10-bit 64-QAM I/Q sigals as those used i the previous simulatios are used agai, ad the resultig values are the averages of the data collected through 100 trials. The optimum poits marked i Fig. 10 demostrate that the largest iitial step size does ot always result i the shortest adaptatio time. Therefore, to esure a optimum level of performace, the proposed image-rejectio techique should be applied with a proper iitial step size based o the roughly estimated mismatches. RF 0 +θ/ Phase shifter 90 θ/ Phase shifter 1+α/ VGA 1 α/ VGA (a) Block diagram ADC ADC FPGA V. Measuremet Results Figures 11(a) ad 11(b) respectively show a block diagram ad a image of the measuremet setup used to test the proposed image-rejectio circuit. As show i Fig. 11(a), a sigal of 457 MHz is geerated from a sigal geerator (Agilet 83630B), ad it goes through two phase shifters (JSPHS-661+ from Mii-Circuits), which produce a phase differece of (90º + θ) betwee the two paths. After these phase shifts, two variable gai amplifiers (VGAs) (VG05 from WJ Commuicatios) produce a gai differece of α% betwee the two paths. The 56-QAM sigal, modulated with a symbol rate of 0 ksps, is carried by a RF sigal of 4 MHz geerated from a vector sigal geerator (Agilet E4438C), after which it is dow-coverted to 3 MHz as a low- IF sigal by two mixers (HMC585MS8G from Hittite) with a mismatched complex sigal. The 56-QAM sigal is chose cosiderig the susceptibility of the high-level modulatio sigals to the image sigals. The low-pass filtered (PLP from Mii-Circuits) IF sigals are coverted ito a discrete form by two 14-bit I/Q ADCs (ADS6P49 from Texas Istrumets) with a samplig clock of 3 MHz. The proposed image-rejectio circuit is implemeted ito a FPGA (XC6SLX150T from Xilix), ad the measured FPGA output is the evaluated usig MATLAB. Figure 1 shows the magitude spectra of the complex 56-QAM before ad after image rejectio from the measuremet. As show i the figure, the IRR of 35 db before the image-rejectio process is improved to 65 db after this process, which is oted to be the highest degree amog the reported measuremet results usig the modulated sigal as the iput. Also, the DC offset before the image rejectio early disappears after the image-rejectio process. The DC offset cacellatio loop is d at every 14 -th istace of data. Because the DC offset compesator precedes the I/Q mismatch compesator, the proposed image-rejectio system ca also be applied to zero-if receivers for self-image rejectio. I Fig. 13(a), the measured covergece times for the gai mismatch estimatio of the proposed ad sig-sig LMS [10] image-rejectio circuits are compared. While the sig-sig Magitude spectrum (db) Magitude spectrum (db) RF/Aalog ADC FPGA (b) Image of measuremet setup Fig. 11. Testig proposed image-rejectio circuits Frequecy (MHz) (a) Before image rejectio IRR ~35 db IRR ~65 db Frequecy (MHz) (b) After image rejectio Fig. 1. Magitude spectra of measured 56-QAM before ad after image rejectio. LMS method takes.8 secods to coverge with a fixed step size of 0.044%, the proposed method takes 0.7 secods to coverge with a adaptive step size from the iitial value of1.56% to the fial value of 0.044%, which is four times 18 Sua Kim et al. ETRI Joural, Volume 36, Number 1, February 014
8 Estimated gai mismatch Estimated gai mismatch Covergece time (s) (a) Covergece time (s) (b) Proposed Sig-sig LMS [10] Adaptive step size Estimated phase mismatch Estimated phase mismatch Covergece time (s) (b) Proposed Sig-sig LMS [10] Covergece time (s) (a) Adaptive step size Fig 13. Gai mismatch adaptatio: (a) compariso of covergece times ad (b) adaptatio process alog with adaptive step size. Fig 14. Phase mismatch adaptatio: (a) compariso of covergece times ad (b) adaptatio process alog with adaptive step size. shorter. Both of the image-rejectio circuits utilize data accumulatio of 0 for oe loop with the same samplig clock of 3 MHz. Figure 13(b) shows the adaptatio process of the gai mismatch estimatio alog with its adaptive step size i the proposed image-rejectio circuit. As iteded, the estimated gai mismatches approach rapidly toward covergece with a large step size i the begiig, while the fial covergece gives more precisely estimated gai mismatches with a fie step size. Figure 14(a) shows a compariso of the measured covergece times for the phase mismatch estimatio of both the proposed ad sig-sig LMS [10] image-rejectio circuits. I Fig. 14(a), while the sig-sig LMS method i earlier work [10] takes 9 secods to coverge with a fixed step size of 0.044%, the proposed method takes oly 0.9 secods to coverge with a adaptive step size from the iitial value of 1.56% to the fial value of 0.044%, which is te times shorter. Both of the image-rejectio circuits use the same umber of data accumulatio istaces ad the same samplig clock as those used i the gai mismatch estimatio. Figure 14(b) shows the adaptatio process of the phase mismatch estimatio alog with the adaptive step size i the proposed imagerejectio circuit. Similar to the gai mismatch estimatio, the phase mismatch estimatio has show both fast ad precise adaptatios. The estimated phase mismatch i Fig. 14 (6.7% i radia, Table 1. Performace compariso betwee this work ad other works. This work [10] [9] [8] [1] [3] IRR 65 db (digital) 65 db (digital) db (digital) 57 db (hybrid) 55 db (digital) 63 db (hybrid) Adaptatio time (mismatch) 0.9 s (6.7%) 6.7 s (6.5%) - 5 ms ( ± 0.0 V) 5 ms (4.4%) - Samplig frequecy 3 MHz MHz 7 MHz 5 MHz 480 MHz -500 MHz 1.05 MHz Modulatio 56-QAM 56-QAM NTSC CW CW+GSM FM Estimatio method NDA NDA NDA NDA DA+NDA DA Commets Best IRR high speed Best IRR low speed Good IRR High speed w/cw calibratio High speed w/cw factory calibratio Good IRR ETRI Joural, Volume 36, Number 1, February 014 Sua Kim et al. 19
9 3.8º i degree) is 3.4 times larger tha the estimated gai mismatch i Fig. 13 (%). Whereas the covergece time of the phase mismatch estimatio process is oly 1.3 times loger tha that of the gai mismatch estimatio process i the proposed method, the covergece time i the sig-sig LMS method is directly proportioal to the amout of mismatch. Therefore, the proposed image-rejectio circuit is more advatageous, especially i cases with a high degree of mismatch. Lastly, the performace of this work is compared with the performaces of previously reported image-rejectio circuits, as summarized i Table 1. Overall, compared to the results i the other studies, this work shows the best performace i terms of the IRR, owig to the precise mismatch estimatio. It also shows a high adaptatio speed cosiderig its modulatio level. These outstadig results are attributed to the proposed adaptive step size scheme. VI. Coclusio I this paper, we proposed a ew digital blid I/Q mismatch compesatio techique for image rejectio i a DCR. The proposed image-rejectio circuit combies DC offset cacellatio ad a adaptive step size sig-sig LMS algorithm for fast ad precise I/Q mismatch compesatio. I additio to the eed for a DC offset cacellatio block prior to the I/Q mismatch compesatio block, both the I/Q mismatch compesatio ad the step size techiques were explaied i detail. Moreover, the several desig cosideratios to optimize the performaces of the proposed image-rejectio circuit were discussed i terms of its accuracy, speed, ad hardware simplicity. Fially, the implemetatio of the proposed techique i a low-if receiver system showed a desirable IRR of 65 db alog with a sigificat reductio i the adaptatio time compared to the results i earlier studies. Thus, the proposed techique appears to be a promisig solutio for image rejectio issues i that it icreases both the speed ad the accuracy of the output by adoptig a uique step size r. Moreover, it is feasible for use with a simple hardware cofiguratio via a sig detectio-oly method. [3] L.J. Breems, E.C. Dijkmas, ad J.H. Huijsig, A Quadrature Data-Depedet DEM Algorithm to Improve Image Rejectio of a Complex Modulator, IEEE J. Solid-State Circuits, vol. 36, o. 1, Dec. 001, pp [4] G.-T. Gil et al., Joit ML Estimatio of Carrier Frequecy, Chael, I/Q Mismatch, ad DC Offset i Commuicatio Receivers, IEEE Tras. Veh. Techol., vol. 54, o. 1, Ja. 005, pp [5] K. Haddadi et al., Four-Port Commuicatio Receiver with Digital IQ-Regeeratio, IEEE Microw. Wireless Compo. Lett., vol. 0, o. 1, Ja. 010, pp [6] L. Yu ad W.M. Selgrove, A Novel Adaptive Mismatch Cacellatio System for Quadrature IF Radio Receivers, IEEE Tras. Circuits Syst. II, Aalog Digit. Sigal Process., vol. 46, o. 6, Jue 1999, pp [7] C.C. Che ad C.-C. Huag, O the Architecture ad Performace of a Hybrid Image Rejectio Receiver, IEEE J. Sel. Areas Commu., vol. 19, o. 6, Jue 001, pp [8] L. Der ad B. Razavi, A -GHz CMOS Image-Reject Receiver with LMS Calibratio, IEEE J. Solid-State Circuits, vol. 38, o., Feb. 003, pp [9] C.-H. Heg et al., A CMOS TV Tuer/Demodulator IC with Digital Image Rejectio, IEEE J. Solid-State Circuits, vol., o. 1, Dec. 005, pp [10] S. Lerstaveesi ad B.-S. Sog, A Complex Image Rejectio Circuit with Sig Detectio Oly, IEEE J. Solid-State Circuits, vol. 41, o. 1, Dec. 006, pp [11] G.-T. Gil, Y.-D. Kim, ad Y.H. Lee, No-Data-Aided Approach to I/Q Mismatch Compesatio i Low-IF Receivers, IEEE Tras. Sigal Process., vol. 55, o. 7, July 007, pp [1] I. Elahi, K. Muhammad, ad P.T. Balsara, I/Q Mismatch Compesatio Usig Adaptive Decorrelatio i a Low-IF Receiver i 90-m CMOS Process, IEEE J. Solid-State Circuits, vol. 41, o., Feb. 006, pp [13] H. Yoshida, H. Tsurumi, ad Y. Suzuki, DC Offset Caceller i a Direct Coversio Receiver for QPSK Sigal Receptio, IEEE It. Symp. Persoal, Idoor, Mobile Radio Commu., Bosto, MA, USA, Sept. 8-11, 1998, vol. 3, pp Refereces [1] B. Razavi, Desig Cosideratios for Direct-Coversio Receivers, IEEE Tras. Circuits Syst. II, Aalog Dig. Sigal Process, vol. 44, o. 6, Jue 1997, pp [] Y. Cheg, The Ifluece ad Modelig of Process Variatio ad Device Mismatch for Aalog/RF Circuit Desig, (ivited) 4th IEEE It. Caracas Cof. Devices, Circuits, Syst., Orajestad, Aruba, Apr , 00, pp. D046:1-D046:8. 0 Sua Kim et al. ETRI Joural, Volume 36, Number 1, February 014
10 Sua Kim received her BS ad MS degrees i electrical egieerig from the Korea Advaced Istitute of Sciece ad Techology (KAIST), Daejeo, Rep. of Korea, i 006 ad 009, respectively. She is curretly workig toward her PhD degree i electrical egieerig at KAIST. Her research iterests iclude RF itegrated circuit desigs ad further digital calibratio circuit desigs for wireless trasceivers. Recetly, her research iterests exteded to extremely high-frequecy (THz) device ad circuit desigs based o CMOS techology. Dae-Youg Yoo received his BS degree i electroics egieerig from Soog-Sil Uiversity, Seoul, Rep. of Korea, i 005 ad his MS ad PhD degrees i iformatio ad commuicatio egieerig at the Korea Advaced Istitute of Sciece ad Techology (KAIST), Daejeo, Rep. of Korea, i 007 ad is curretly workig toward his Ph.D. degree i electrical egieerig at KAIST. His curret research iterests iclude CMOS-based RF ad aalog IC desigs, such as LNAs, mixers, ad evelope detectors for various radio trasceiver applicatios. Curretly, his research iterests regard ultra-low power receiver ad digital calibratio circuits based o CMOS techology. Hyug Chul Park received his BS, MS, ad PhD degrees i electrical egieerig from the Korea Advaced Istitute of Sciece ad Techology (KAIST), Daejeo, Rep. of Korea, i 1996, 1998, ad 003, respectively. From 003 to 005, he was a SoC desig egieer with Hyix Semicoductor, Seoul, Rep. of Korea. From 005 to 010, he was a assistat professor at Habat Natioal Uiversity, Daejeo, Rep. of Korea. I 010, he joied the faculty of the Departmet of Electroic ad IT Media Egieerig, Seoul Natioal Uiversity of Sciece ad Techology, Seoul, Rep. of Korea, where he is curretly a assistat professor. His curret research iterests iclude wireless modulatio/demodulatio algorithms, system desig/implemetatio, ad iterface study betwee RF/IF stages ad digital sigal processig. Giwa Yoo was bor i Pohag, Rep. of Korea, i He received his BS degree from Seoul Natioal Uiversity (SNU), Seoul, Rep. of Korea, i 1983 ad his MS degree from KAIST, Daejeo, Rep. of Korea, i Also, he received his PhD degree from the Uiversity of Texas at Austi, Austi, TX, USA, i From 1985 to 1990, he was with the LG Group, Rep. of Korea. From 1994 to 1997, he was with the Digital Equipmet Corporatio, USA. From 1997 to 009, he was a professor of the School of Egieerig, Iformatio & Commuicatios Uiversity (ICU), Rep. of Korea. Curretly, he is a professor i the Departmet of Electrical Egieerig, KAIST. His research areas of iterest iclude solid-state ao devices ad itelliget algorithms ad their applicatios for RF ad wireless systems. Dr. Yoo is a member of IEEE ad KIICE, Rep. of Korea. Sag-Gug Lee received his BS degree i electroics egieerig from Kyugpook Natioal Uiversity, Rep. of Korea, i 1981 ad his MS ad PhD degrees i electrical egieerig from the Uiversity of Florida, Gaiesville, FL, USA, i 1989 ad 199, respectively. I 199, he joied Harris Semicoductor, Melboure, FL, USA, where he was egaged i silico-based RFIC desigs. From 1995 to 1998, he was with Hadog Uiversity, Pohag, Rep. of Korea, as a assistat professor i the School of Computer ad Electrical Egieerig. From 1998 to 009, he was with the Iformatio ad Commuicatios Uiversity, Daejeo, Rep. of Korea, ad became a full professor. Sice 009, he has bee with the Korea Advaced Istitute of Sciece ad Techology (KAIST), Daejeo, Rep. of Korea, i the Departmet of Electrical Egieerig as a professor. His research iterests iclude CMOS-based RF, aalog, ad mixed mode IC desigs for various radio trasceivers, especially the ultra-low power applicatios. Recetly, his research iterests exteded to extreme high-frequecy (THz) circuit desigs, display semicoductors, ad eergy-harvestig IC desigs. ETRI Joural, Volume 36, Number 1, February 014 Sua Kim et al. 1
A New Space-Repetition Code Based on One Bit Feedback Compared to Alamouti Space-Time Code
Proceedigs of the 4th WSEAS It. Coferece o Electromagetics, Wireless ad Optical Commuicatios, Veice, Italy, November 0-, 006 107 A New Space-Repetitio Code Based o Oe Bit Feedback Compared to Alamouti
More informationAPPLICATION NOTE UNDERSTANDING EFFECTIVE BITS
APPLICATION NOTE AN95091 INTRODUCTION UNDERSTANDING EFFECTIVE BITS Toy Girard, Sigatec, Desig ad Applicatios Egieer Oe criteria ofte used to evaluate a Aalog to Digital Coverter (ADC) or data acquisitio
More informationAnalysis of SDR GNSS Using MATLAB
Iteratioal Joural of Computer Techology ad Electroics Egieerig (IJCTEE) Volume 5, Issue 3, Jue 2015 Aalysis of SDR GNSS Usig MATLAB Abstract This paper explais a software defied radio global avigatio satellite
More informationDesign of FPGA- Based SPWM Single Phase Full-Bridge Inverter
Desig of FPGA- Based SPWM Sigle Phase Full-Bridge Iverter Afarulrazi Abu Bakar 1, *,Md Zarafi Ahmad 1 ad Farrah Salwai Abdullah 1 1 Faculty of Electrical ad Electroic Egieerig, UTHM *Email:afarul@uthm.edu.my
More informationA Novel Small Signal Power Line Quality Measurement System
IMTC 3 - Istrumetatio ad Measuremet Techology Coferece Vail, CO, USA, - May 3 A ovel Small Sigal Power Lie Quality Measuremet System Paul B. Crilly, Erik Leadro Boaldi, Levy Ely de Lacarda de Oliveira,
More informationOutline. Motivation. Analog Functional Testing in Mixed-Signal Systems. Motivation and Background. Built-In Self-Test Architecture
Aalog Fuctioal Testig i Mixed-Sigal s Jie Qi Dept. of Electrical & Computer Egieerig Aubur Uiversity Co-Advisors: Charles Stroud ad Foster Dai Outlie Motivatio ad Backgroud Built-I Self-Test Architecture
More informationINCREASE OF STRAIN GAGE OUTPUT VOLTAGE SIGNALS ACCURACY USING VIRTUAL INSTRUMENT WITH HARMONIC EXCITATION
XIX IMEKO World Cogress Fudametal ad Applied Metrology September 6, 9, Lisbo, Portugal INCREASE OF STRAIN GAGE OUTPUT VOLTAGE SIGNALS ACCURACY USING VIRTUAL INSTRUMENT WITH HARMONIC EXCITATION Dalibor
More informationA New Basic Unit for Cascaded Multilevel Inverters with the Capability of Reducing the Number of Switches
Joural of Power Electroics, ol, o, pp 67-677, July 67 JPE --6 http://dxdoiorg/6/jpe67 I(Prit: 98-9 / I(Olie: 9-78 A ew Basic Uit for Cascaded Multi Iverters with the Capability of Reducig the umber of
More informationHigh-Order CCII-Based Mixed-Mode Universal Filter
High-Order CCII-Based Mixed-Mode Uiversal Filter Che-Nog Lee Departmet of Computer ad Commuicatio Egieerig, Taipei Chegshih Uiversity of Sciece ad Techology, Taipei, Taiwa, R. O. C. Abstract This paper
More informationApplication of Improved Genetic Algorithm to Two-side Assembly Line Balancing
206 3 rd Iteratioal Coferece o Mechaical, Idustrial, ad Maufacturig Egieerig (MIME 206) ISBN: 978--60595-33-7 Applicatio of Improved Geetic Algorithm to Two-side Assembly Lie Balacig Ximi Zhag, Qia Wag,
More informationSingle Bit DACs in a Nutshell. Part I DAC Basics
Sigle Bit DACs i a Nutshell Part I DAC Basics By Dave Va Ess, Pricipal Applicatio Egieer, Cypress Semicoductor May embedded applicatios require geeratig aalog outputs uder digital cotrol. It may be a DC
More informationMeasurement of Equivalent Input Distortion AN 20
Measuremet of Equivalet Iput Distortio AN 2 Applicatio Note to the R&D SYSTEM Traditioal measuremets of harmoic distortio performed o loudspeakers reveal ot oly the symptoms of the oliearities but also
More informationSensors & Transducers 2015 by IFSA Publishing, S. L.
Sesors & Trasducers 215 by IFSA Publishig, S. L. http://www.sesorsportal.com Uiversal Sesors ad Trasducers Iterface for Mobile Devices: Metrological Characteristics * Sergey Y. YURISH ad Javier CAÑETE
More informationA New Design of Log-Periodic Dipole Array (LPDA) Antenna
Joural of Commuicatio Egieerig, Vol., No., Ja.-Jue 0 67 A New Desig of Log-Periodic Dipole Array (LPDA) Atea Javad Ghalibafa, Seyed Mohammad Hashemi, ad Seyed Hassa Sedighy Departmet of Electrical Egieerig,
More informationA study on the efficient compression algorithm of the voice/data integrated multiplexer
A study o the efficiet compressio algorithm of the voice/data itegrated multiplexer Gyou-Yo CHO' ad Dog-Ho CHO' * Dept. of Computer Egieerig. KyiigHee Uiv. Kiheugup Yogiku Kyuggido, KOREA 449-71 PHONE
More informationA SELECTIVE POINTER FORWARDING STRATEGY FOR LOCATION TRACKING IN PERSONAL COMMUNICATION SYSTEMS
A SELETIVE POINTE FOWADING STATEGY FO LOATION TAKING IN PESONAL OUNIATION SYSTES Seo G. hag ad hae Y. Lee Departmet of Idustrial Egieerig, KAIST 373-, Kusug-Dog, Taejo, Korea, 305-70 cylee@heuristic.kaist.ac.kr
More informationCompound Controller for DC Motor Servo System Based on Inner-Loop Extended State Observer
BULGARIAN ACADEMY OF SCIENCES CYBERNETICS AND INFORMATION TECHNOLOGIES Volume 6, No 5 Special Issue o Applicatio of Advaced Computig ad Simulatio i Iformatio Systems Sofia 06 Prit ISSN: 3-970; Olie ISSN:
More informationTehrani N Journal of Scientific and Engineering Research, 2018, 5(7):1-7
Available olie www.jsaer.com, 2018, 5(7):1-7 Research Article ISSN: 2394-2630 CODEN(USA): JSERBR 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38
More informationLETTER A Novel Adaptive Channel Estimation Scheme for DS-CDMA
1274 LETTER A Novel Adaptive Chael Estimatio Scheme for DS-CDMA Che HE a), Member ad Xiao-xiag LI, Nomember SUMMARY This paper proposes a adaptive chael estimatio scheme, which uses differet movig average
More informationCancellation of Multiuser Interference due to Carrier Frequency Offsets in Uplink OFDMA
Cacellatio of Multiuser Iterferece due to Carrier Frequecy Offsets i Upli OFDMA S. Maohar, V. Tiiya, D. Sreedhar, ad A. Chocaligam Departmet of ECE, Idia Istitute of Sciece, Bagalore 56001, INDIA Abstract
More informationHigh Speed Area Efficient Modulo 2 1
High Speed Area Efficiet Modulo 2 1 1-Soali Sigh (PG Scholar VLSI, RKDF Ist Bhopal M.P) 2- Mr. Maish Trivedi (HOD EC Departmet, RKDF Ist Bhopal M.P) Adder Abstract Modular adder is oe of the key compoets
More informationCombined Scheme for Fast PN Code Acquisition
13 th Iteratioal Coferece o AEROSPACE SCIENCES & AVIATION TECHNOLOGY, ASAT- 13, May 6 8, 009, E-Mail: asat@mtc.edu.eg Military Techical College, Kobry Elkobbah, Cairo, Egypt Tel : +(0) 4059 4036138, Fax:
More informationComparison of Frequency Offset Estimation Methods for OFDM Burst Transmission in the Selective Fading Channels
Compariso of Frequecy Offset Estimatio Methods for OFDM Burst Trasmissio i the Selective Fadig Chaels Zbigiew Długaszewski Istitute of Electroics ad Telecommuicatios Pozań Uiversity of Techology 60-965
More informationDesign of FPGA Based SPWM Single Phase Inverter
Proceedigs of MUCEET2009 Malaysia Techical Uiversities Coferece o Egieerig ad Techology Jue 20-22, 2009, MS Garde,Kuata, Pahag, Malaysia MUCEET2009 Desig of FPGA Based SPWM Sigle Phase Iverter Afarulrazi
More informationDepartment of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on April 26, 2018 at 7:00 PM
Departmet of Electrical ad omputer Egieerig, orell Uiersity EE 350: Microelectroics Sprig 08 Homework 0 Due o April 6, 08 at 7:00 PM Suggested Readigs: a) Lecture otes Importat Notes: ) MAKE SURE THAT
More informationCHAPTER 8 JOINT PAPR REDUCTION AND ICI CANCELLATION IN OFDM SYSTEMS
CHAPTER 8 JOIT PAPR REDUCTIO AD ICI CACELLATIO I OFDM SYSTEMS Itercarrier Iterferece (ICI) is aother major issue i implemetig a OFDM system. As discussed i chapter 3, the OFDM subcarriers are arrowbad
More informationFLEXIBLE ADC: A DITHER AND OVERSAMPLING BASED SOLUTION TO IMPROVE THE PERFORMANCE OF ADC SYSTEMS
FLEXIBLE : A DITHER AND OVERSAMPLING BASED SOLUTION TO IMPROVE THE PERFORMANCE OF SYSTEMS J.M. Dias Pereira (1), A. Cruz Serra () ad P. Girão () (1) DSI, Escola Superior de Tecologia, Istituto Politécico
More informationProblem of calculating time delay between pulse arrivals
America Joural of Egieerig Research (AJER) 5 America Joural of Egieerig Research (AJER) e-issn: 3-847 p-issn : 3-936 Volume-4, Issue-4, pp-3-4 www.ajer.org Research Paper Problem of calculatig time delay
More informationCAEN Tools for Discovery
Applicatio Note AN2506 Digital Gamma Neutro discrimiatio with Liquid Scitillators Viareggio 19 November 2012 Itroductio I recet years CAEN has developed a complete family of digitizers that cosists of
More informationA New 3-Bit Integrating Time to Digital Converter Using Time to Voltage Conversion Technique
Bulleti of Eviromet, Pharmacology ad Life Scieces Bull. Ev. Pharmacol. Life Sci., ol 3 [11] October 2014:115-122 2014 Academy for Eviromet ad Life Scieces, dia Olie SSN 2277-1808 Joural s URL:http://www.bepls.com
More informationA Reduced Complexity Channel Estimation for OFDM Systems with Precoding and Transmit Diversity in Mobile Wireless Channels Hlaing Minn, Dong In Kim an
A Reduced Complexity Chael Estimatio for OFDM Systems with Precodig ad Trasmit Diversity i Mobile Wireless Chaels Hlaig Mi, Dog I Kim ad Vijay K. Bhargava Departmet of Electrical ad Computer Egieerig,
More informationDIGITALLY TUNED SINUSOIDAL OSCILLATOR USING MULTIPLE- OUTPUT CURRENT OPERATIONAL AMPLIFIER FOR APPLICATIONS IN HIGH STABLE ACOUSTICAL GENERATORS
Molecular ad Quatum Acoustics vol. 7, (6) 95 DGTALL TUNED SNUSODAL OSCLLATOR USNG MULTPLE- OUTPUT CURRENT OPERATONAL AMPLFER FOR APPLCATONS N HGH STABLE ACOUSTCAL GENERATORS Lesław TOPÓR-KAMŃSK Faculty
More informationSpread Spectrum Signal for Digital Communications
Wireless Iformatio Trasmissio System Lab. Spread Spectrum Sigal for Digital Commuicatios Istitute of Commuicatios Egieerig Natioal Su Yat-se Uiversity Spread Spectrum Commuicatios Defiitio: The trasmitted
More informationRadar emitter recognition method based on AdaBoost and decision tree Tang Xiaojing1, a, Chen Weigao1 and Zhu Weigang1 1
Advaces i Egieerig Research, volume 8 d Iteratioal Coferece o Automatio, Mechaical Cotrol ad Computatioal Egieerig (AMCCE 7) Radar emitter recogitio method based o AdaBoost ad decisio tree Tag Xiaojig,
More informationA Dual-Band Through-the-Wall Imaging Radar Receiver Using a Reconfigurable High-Pass Filter
JOURNAL OF ELECTROMAGNETIC ENGINEERING AND SCIENCE, VOL. 16, NO. 3, 164~168, JUL. 2016 http://dx.doi.org/10.5515/jkiees.2016.16.3.164 ISSN 2234-8395 (Olie) ISSN 2234-8409 (Prit) A Dual-Bad Through-the-Wall
More informationLogarithms APPENDIX IV. 265 Appendix
APPENDIX IV Logarithms Sometimes, a umerical expressio may ivolve multiplicatio, divisio or ratioal powers of large umbers. For such calculatios, logarithms are very useful. They help us i makig difficult
More informationBy: Pinank Shah. Date : 03/22/2006
By: Piak Shah Date : 03/22/2006 What is Strai? What is Strai Gauge? Operatio of Strai Gauge Grid Patters Strai Gauge Istallatio Wheatstoe bridge Istrumetatio Amplifier Embedded system ad Strai Gauge Strai
More informationSurvey of Low Power Techniques for ROMs
Survey of Low Power Techiques for ROMs Edwi de Agel Crystal Semicoductor Corporatio P.O Box 17847 Austi, TX 78744 Earl E. Swartzlader, Jr. Departmet of Electrical ad Computer Egieerig Uiversity of Texas
More informationA 40fJ/c-s 1 V 10 bit SAR ADC with Dual Sampling Capacitive DAC Topology
JOURNAL OF SEMICONUCTOR TECHNOLOGY AN SCIENCE, VOL.11, NO.1, MARCH, 011 OI:10.5573/JSTS.011.11.1.03 A 40fJ/c-s 1 V 10 bit SAR AC with ual Samplig Capacitive AC Topology Bihee Kim, Log Ya, Jerald Yoo, ad
More informationCross-Layer Performance of a Distributed Real-Time MAC Protocol Supporting Variable Bit Rate Multiclass Services in WPANs
Cross-Layer Performace of a Distributed Real-Time MAC Protocol Supportig Variable Bit Rate Multiclass Services i WPANs David Tug Chog Wog, Jo W. Ma, ad ee Chaig Chua 3 Istitute for Ifocomm Research, Heg
More informationDelta- Sigma Modulator with Signal Dependant Feedback Gain
Delta- Sigma Modulator with Sigal Depedat Feedback Gai K.Diwakar #1 ad V.Vioth Kumar *2 # Departmet of Electroics ad Commuicatio Egieerig * Departmet of Electroics ad Istrumetatio Egieerig Vel Tech Uiversity,Cheai,
More informationSimulation and Analysis on Signal Acquisition of BDS Receiver with The Aid of INS
Modelig Simulatio ad Optimizatio Techologies ad Applicatios (MSOTA 2016 Simulatio ad Aalysis o Sigal Acquisitio of DS Receiver with The Aid of INS Shulei Che Xiaqig Tag Xuwei Cheg Juqiag Gao ad Zepeg Su
More informationMEASUREMENT AND CONTORL OF TOTAL HARMONIC DISTORTION IN FREQUENCY RANGE 0,02-10KHZ.
ELECTRONICS 00 September, Sozopol, BLGARIA MEASREMENT AND CONTORL OF TOTAL HARMONIC DISTORTION IN FREQENCY RANGE 0,0-0KHZ. Plame Agelov Agelov Faculty for Computer Sciece, Egieerig ad Natural Studies,
More information(2) The MOSFET. Review of. Learning Outcome. (Metal-Oxide-Semiconductor Field Effect Transistor) 2.0) Field Effect Transistor (FET)
EEEB73 Electroics Aalysis & esig II () Review of The MOSFET (Metal-Oxide-Semicoductor Field Effect Trasistor) Referece: Neame, Chapter 3 ad Chapter 4 Learig Outcome Able to describe ad use the followig:
More informationSuper J-MOS Low Power Loss Superjunction MOSFETs
Low Power Loss Superjuctio MOSFETs Takahiro Tamura Mutsumi Sawada Takayuki Shimato ABSTRACT Fuji Electric has developed superjuctio MOSFETs with a optimized surface desig that delivers lower switchig.
More informationPROJECT #2 GENERIC ROBOT SIMULATOR
Uiversity of Missouri-Columbia Departmet of Electrical ad Computer Egieerig ECE 7330 Itroductio to Mechatroics ad Robotic Visio Fall, 2010 PROJECT #2 GENERIC ROBOT SIMULATOR Luis Alberto Rivera Estrada
More informationA Study on Performance Analysis for Error Probability in SWSK Systems
556 Tae-Il Jeog, et al.: A STUDY ON PERFORMANCE ANALYSIS FOR ERROR PROBABILITY IN SWSK SYSTEMS A Study o Performace Aalysis for Error Probability i SWSK Systems Tae-Il Jeog, wag-seo Moo, ad Jog-Nam Kim,
More informationEncode Decode Sample Quantize [ ] [ ]
Referece Audio Sigal Processig I Shyh-Kag Jeg Departmet of Electrical Egieerig/ Graduate Istitute of Commuicatio Egieerig M. Bosi ad R. E. Goldberg, Itroductio to Digital Audio Codig ad Stadards, Kluwer
More informationSSB Noise Figure Measurements of Frequency Translating Devices
975 SSB oise Figure Measuremets of Frequecy Traslatig Devices. Otegi,. Garmedia, J.M. Collates, M. Sayed Electricity ad Electroics Departmet, Uiversity of the Basque Coutry, Apdo. 644, 48080 Bilbao, Spai
More informationHarnessing oversampling in correlation-coded OTDR
Haressig oversamplig i correlatio-coded OTDR Ruoli Liao, 1 Mig Tag, 1,* Ca Zhao, 1 Hao Wu, 1 Sogia Fu, 1 Demig Liu, 1 ad Perry Pig Shum 1 Wuha Natioal Laboratory for Optoelectroics (WNLO) ad Natioal Egieerig
More informationData Acquisition System for Electric Vehicle s Driving Motor Test Bench Based on VC++ *
Available olie at www.sciecedirect.com Physics Procedia 33 (0 ) 75 73 0 Iteratioal Coferece o Medical Physics ad Biomedical Egieerig Data Acquisitio System for Electric Vehicle s Drivig Motor Test Bech
More informationMassachusetts Institute of Technology Dept. of Electrical Engineering and Computer Science Fall Semester, Introduction to EECS 2.
Massachusetts Istitute of Techology Dept. of Electrical Egieerig ad Computer Sciece Fall Semester, 006 6.08 Itroductio to EECS Prelab Exercises Pre-Lab#3 Modulatio, demodulatio, ad filterig are itegral
More informationPHY-MAC dialogue with Multi-Packet Reception
PHY-AC dialogue with ulti-packet Receptio arc Realp 1 ad Aa I. Pérez-Neira 1 CTTC-Cetre Tecològic de Telecomuicacios de Cataluya Edifici Nexus C/Gra Capità, - 0803-Barceloa (Cataluya-Spai) marc.realp@cttc.es
More informationSELEX Elsag. 5/18/2012 R. Pucci SDR 12 WinnComm 1
SELEX Elsag 5/18/01 R. Pucci SDR 1 WiComm 1 Military BU - SELEX Elsag Possible update of SDR Platforms to COGNITIVE architectures COGNITIVE MANAGER INTERFACE Geolocatio, Voice, Video, etc Applicatio Policy
More informationOn Parity based Divide and Conquer Recursive Functions
O Parity based Divide ad Coquer Recursive Fuctios Sug-Hyu Cha Abstract The parity based divide ad coquer recursio trees are itroduced where the sizes of the tree do ot grow mootoically as grows. These
More informationCHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER
95 CHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER 5.1 GENERAL Ru-legth codig is a lossless image compressio techique, which produces modest compressio ratios. Oe way of icreasig the compressio ratio of a ru-legth
More informationPulse-echo Ultrasonic NDE of Adhesive Bonds in Automotive Assembly
ECNDT 6 - Poster 7 Pulse-echo Ultrasoic NDE of Adhesive Bods i Automotive Assembly Roma Gr. MAEV, Sergey TITOV, Uiversity of Widsor, Widsor, Caada Abstract. Recetly, adhesive bodig techology has begu to
More informationA GHz Constant KVCO Low Phase Noise LC-VCO and an Optimized Automatic Frequency Calibrator Applied in PLL Frequency Synthesizer
A 4.6-5.6 GHz Costat KVCO Low Phase Noise LC-VCO ad a Optimized Automatic Frequecy Calibrator Applied i PLL Frequecy Sythesizer Hogguag Zhag, Pa Xue, Zhiliag Hog State Key Laboratory of ASIC & System Fuda
More informationAN ESTIMATION OF MULTILEVEL INVERTER FED INDUCTION MOTOR DRIVE
9 IJRIC. All rights reserved. IJRIC www.ijric.org E-ISSN: 76-3336 AN ESTIMATION OF MULTILEVEL INVERTER FED INDUCTION MOTOR DRIVE K.RAMANI AND DR.A. KRISHNAN SMIEEE Seior Lecturer i the Departmet of EEE
More informationTHE OCCURRENCE OF TRANSIENT FIELDS AND ESD IN TYPICAL SELECTED AREAS
THE OCCURRENCE OF TRANSIENT FIELDS AND ESD IN TYPICAL SELECTED AREAS Stepha FREI Techical Uiversity Berli, Istitute of Electrical Power Egieerig Eisteiufer, 587 Berli, Germay e-mail: frei@ihs.ee.tu-berli.de
More informationDesign and Construction of a Three-phase Digital Energy Meter
Desig ad Costructio of a Three-phase Digital Eergy Meter D.P.Chadima, V.G.R.G. Jayawardae, E.A.E.H. Hemachadra, I.N.Jayasekera, H.V.L.Hasaraga, D.C. Hapuarachchi (chadima@elect.mrt.ac.lk, geethagaj@gmail.com,era.hem@gmail.com,ishaivaka@gmail.com,lahiru_hasaraga@yahoo.com,diya_elect.uom@gmail.com)
More informationx y z HD(x, y) + HD(y, z) HD(x, z)
Massachusetts Istitute of Techology Departmet of Electrical Egieerig ad Computer Sciece 6.02 Solutios to Chapter 5 Updated: February 16, 2012 Please sed iformatio about errors or omissios to hari; questios
More informationSubscriber Pulse Metering (SPM) Detection
Subscriber Pulse Meterig () Detectio Versatile telephoe call-charge ad security fuctios for PBX, Payphoe ad Pair-Gai applicatios - employig CML s family of 12kHz ad 16kHz ICs INNOVATIONS INV/Telecom//1
More informationSubband Coding of Speech Signals Using Decimation and Interpolation
3 th Iteratioal Coferece o AEROSPACE SCIENCES & AVIATION TECHNOLOGY, ASAT- 3, May 6 8, 9, E-Mail: asat@mtc.edu.eg Military Techical College, Kobry Elkobbah, Cairo, Egypt Tel : +() 459 43638, Fax: +() 698
More informationCHAPTER 6 IMPLEMENTATION OF DIGITAL FIR FILTER
CHAPTER 6 IMPLEMENTATION OF DIGITAL FIR FILTER 6.1 INTRODUCTION The digital FIR filters are commo compoets i may digital sigal processig (DSP) systems. There are various applicatios like high speed/low
More informationFault Diagnosis in Rolling Element Bearing Using Filtered Vibration and Acoustic Signal
Volume 8 o. 8 208, 95-02 ISS: 3-8080 (prited versio); ISS: 34-3395 (o-lie versio) url: http://www.ijpam.eu ijpam.eu Fault Diagosis i Rollig Elemet Usig Filtered Vibratio ad Acoustic Sigal Sudarsa Sahoo,
More informationSEVEN-LEVEL THREE PHASE CASCADED H-BRIDGE INVERTER WITH A SINGLE DC SOURCE
SEVEN-LEVEL THREE PHASE CASCADED H-BRIDGE INVERTER WITH A SINGLE DC SOURCE T. Porselvi 1 ad Ragaath Muthu 1 Sri Sairam Egieerig College, Cheai, Idia SSN College of Egieerig, Cheai, Idia E-Mail: tporselvi@yahoo.com
More informationCOMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS
COMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS Mariusz Ziółko, Przemysław Sypka ad Bartosz Ziółko Departmet of Electroics, AGH Uiversity of Sciece ad Techology, al. Mickiewicza 3, 3-59 Kraków, Polad,
More informationCascaded Feedforward Sigma-delta Modulator for Wide Bandwidth Applications
Tamkag Joural of Sciece ad Egieerig, Vol. 4, No., pp. 55-64 () 55 Cascaded Feedforward Sigma-delta Modulator for Wide Badwidth Applicatios Je-Shiu Chiag, Teg-Hug Chag ad Pou-Chu Chou Departmet of Electrical
More informationReducing Power Dissipation in Complex Digital Filters by using the Quadratic Residue Number System Λ
Reducig Power Dissipatio i Complex Digital Filters by usig the Quadratic Residue Number System Λ Agelo D Amora, Alberto Naarelli, Marco Re ad Gia Carlo Cardarilli Departmet of Electrical Egieerig Uiversity
More informationA SIMPLE METHOD OF GOAL DIRECTED LOSSY SYNTHESIS AND NETWORK OPTIMIZATION
49 A SIMPL MOD OF GOAL DIRCD LOSSY SYNSIS AND NWORK OPIMIZAION K. ájek a),. Michal b), J. Sedláek b), M. Steibauer b) a) Uiversity of Defece, Kouicova 65,63 00 ro,czech Republic, b) ro Uiversity of echology,
More informationA SIMPLE METHOD OF GOAL DIRECTED LOSSY SYNTHESIS AND NETWORK OPTIMIZATION
A SIMPL MOD OF GOAL DIRCD LOSSY SYNSIS AND NWORK OPIMIZAION Karel ájek a), ratislav Michal, Jiří Sedláček a) Uiversity of Defece, Kouicova 65,63 00 Bro,Czech Republic, Bro Uiversity of echology, Kolejí
More informationFPGA Implementation of the Ternary Pulse Compression Sequences
FPGA Implemetatio of the Terary Pulse Compressio Sequeces N.Balaji 1, M. Sriivasa rao, K.Subba Rao 3, S.P.Sigh 4 ad N. Madhusudhaa Reddy 4 Abstract Terary codes have bee widely used i radar ad commuicatio
More informationCFAR DETECTION IN MIMO RADARS USING FUZZY FUSION RULES IN HOMOGENEOUS BACKGROUND
CFAR DETECTION IN MIMO RADARS USING FUZZY FUSION RULES IN HOMOGENEOUS BACKGROUND Faycal Khaldi 1 ad Faouzi Soltai 2 1,2 Départemet d électroique, Uiversité des Frères Metouri Costatie Costatie 25, Algeria
More informationSIDELOBE SUPPRESSION IN OFDM SYSTEMS
SIDELOBE SUPPRESSION IN OFDM SYSTEMS Iva Cosovic Germa Aerospace Ceter (DLR), Ist. of Commuicatios ad Navigatio Oberpfaffehofe, 82234 Wesslig, Germay iva.cosovic@dlr.de Vijayasarathi Jaardhaam Muich Uiversity
More informationE X P E R I M E N T 13
E X P E R I M E N T 13 Stadig Waves o a Strig Produced by the Physics Staff at Colli College Copyright Colli College Physics Departmet. All Rights Reserved. Uiversity Physics, Exp 13: Stadig Waves o a
More informationICM7213. One Second/One Minute Timebase Generator. Features. Description. Ordering Information. Pinout. August 1997
August 997 Features Guarateed V Operatio Very Low Curret Cosumptio (Typ).... µa at V All Outputs TTL Compatible O Chip Oscillator Feedback Resistor Oscillator Requires Oly Exteral compoets: Fixed Capacitor,
More informationIntermediate Information Structures
Modified from Maria s lectures CPSC 335 Itermediate Iformatio Structures LECTURE 11 Compressio ad Huffma Codig Jo Roke Computer Sciece Uiversity of Calgary Caada Lecture Overview Codes ad Optimal Codes
More informationPRACTICAL FILTER DESIGN & IMPLEMENTATION LAB
1 of 7 PRACTICAL FILTER DESIGN & IMPLEMENTATION LAB BEFORE YOU BEGIN PREREQUISITE LABS Itroductio to Oscilloscope Itroductio to Arbitrary/Fuctio Geerator EXPECTED KNOWLEDGE Uderstadig of LTI systems. Laplace
More informationTotal Harmonics Distortion Reduction Using Adaptive, Weiner, and Kalman Filters
Wester Michiga Uiversity ScholarWorks at WMU Master's Theses Graduate College 6-2016 Total Harmoics Distortio Reductio Usig Adaptive, Weier, ad Kalma Filters Liqaa Alhafadhi Wester Michiga Uiversity, liquaa.alhafadhi@yahoo.com
More information4. INTERSYMBOL INTERFERENCE
DATA COMMUNICATIONS 59 4. INTERSYMBOL INTERFERENCE 4.1 OBJECT The effects of restricted badwidth i basebad data trasmissio will be studied. Measuremets relative to itersymbol iterferece, usig the eye patter
More informationAn Adaptive Image Denoising Method based on Thresholding
A Adaptive Image Deoisig Method based o Thresholdig HARI OM AND MANTOSH BISWAS Departmet of Computer Sciece & Egieerig Idia School of Mies, Dhabad Jharkad-86004 INDIA {hariom4idia, matoshb}@gmail.com Abstract
More informationX-Bar and S-Squared Charts
STATGRAPHICS Rev. 7/4/009 X-Bar ad S-Squared Charts Summary The X-Bar ad S-Squared Charts procedure creates cotrol charts for a sigle umeric variable where the data have bee collected i subgroups. It creates
More informationPerformance Analysis of Channel Switching with Various Bandwidths in Cognitive Radio
Performace Aalysis of Chael Switchig with Various Badwidths i Cogitive Radio Po-Hao Chag, Keg-Fu Chag, Yu-Che Che, ad Li-Kai Ye Departmet of Electrical Egieerig, Natioal Dog Hwa Uiversity, 1,Sec.2, Da-Hsueh
More information10GBASE-T. length of precoding response, and PMA training
1GBASE-T TxFE solutios, dpsnr vs legth of precodig respose, ad PMA traiig IEEE P82.3a Task Force Austi, May 18-2, 25 Gottfried Ugerboeck 1 Cotets Study of trasmit frot-ed solutios Simple : o digital filterig,
More informationA Heuristic Method: Differential Evolution for Harmonic Reduction in Multilevel Inverter System
Iteratioal Joural of Computer ad Electrical Egieerig, Vol. 5, o. 5, October 013 A Heuristic Method: Differetial Evolutio for Harmoic Reductio i Multilevel Iverter System P. Jamua ad C. Christober Asir
More informationLecture 4: Frequency Reuse Concepts
EE 499: Wireless & Mobile Commuicatios (8) Lecture 4: Frequecy euse Cocepts Distace betwee Co-Chael Cell Ceters Kowig the relatio betwee,, ad, we ca easily fid distace betwee the ceter poits of two co
More informationOPTIMIZATION OF RNS FIR FILTERS FOR 6-INPUTS LUT BASED FPGAS
OPTIMIZATION OF RNS FIR FILTERS FOR 6-INPUTS LUT BASED FPGAS G.C. Cardarilli, M. Re, A. Salsao Uiversity of Rome Tor Vergata Departmet of Electroic Egieerig Via del Politecico 1 / 00133 / Rome / ITAL {marco.re,
More informationAC : USING ELLIPTIC INTEGRALS AND FUNCTIONS TO STUDY LARGE-AMPLITUDE OSCILLATIONS OF A PENDULUM
AC 007-7: USING ELLIPTIC INTEGRALS AND FUNCTIONS TO STUDY LARGE-AMPLITUDE OSCILLATIONS OF A PENDULUM Josue Njock-Libii, Idiaa Uiversity-Purdue Uiversity-Fort Waye Josué Njock Libii is Associate Professor
More informationCapacity Analysis for OFDM Systems with Transceiver I/Q Imbalance
Capacity Aalysis for OFDM Systems with Trasceiver I/Q Imbalace Stefa Kroe ad Gerhard Fettweis Vodafoe Chair Mobile Commuicatios Systems Techische Uiversität Dresde, 6 Dresde, Germay E-mail: {stefa.kroe,
More informationIndoor Localization by Pattern Matching Method Based On Extended Database
Vol:8, No:, Idoor Localizatio by atter Matchig Method Based O Exteded Database Gyumi Hwag, Jihog Lee Iteratioal Sciece Idex, Mechaical ad Mechatroics Egieerig Vol:8, No:, waset.org/ublicatio/9997 Abstract
More informationPRACTICAL ANALOG DESIGN TECHNIQUES
PRACTICAL ANALOG DESIGN TECHNIQUES SINGLE-SUPPLY AMPLIFIERS HIGH SPEED OP AMPS HIGH RESOLUTION SIGNAL CONDITIONING ADCs HIGH SPEED SAMPLING ADCs UNDERSAMPLING APPLICATIONS MULTICHANNEL APPLICATIONS OVERVOLTAGE
More informationThe Firing Dispersion of Bullet Test Sample Analysis
Iteratioal Joural of Materials, Mechaics ad Maufacturig, Vol., No., Ma 5 The Firig Dispersio of Bullet Test Sample Aalsis Youliag Xu, Jubi Zhag, Li Ma, ad Yoghai Sha Udisputed, this approach does reduce
More informationA Simplified Method for Phase Noise Calculation
Poster: T-18 Simplified Method for Phase Noise Calculatio Massoud Tohidia, li Fotowat hmady* ad Mahmoud Kamarei Uiversity of Tehra, *Sharif Uiversity of Techology, Tehra, Ira Outlie Itroductio Prelimiary
More informationHardware Technologies for Robust Personal Communication Transceivers
Hardware Techologies for Robust Persoal Commuicatio Trasceivers Hery Samueli Asad A. Abidi Gregory J. Pottie Yahya Rahmat-Samii Itegrated Circuits & Systems Laboratory Electrical Egieerig Departmet Uiversity
More informationMeasurements of the Communications Environment in Medium Voltage Power Distribution Lines for Wide-Band Power Line Communications
Measuremets of the Commuicatios viromet i Medium Voltage Power Distributio Lies for Wide-Bad Power Lie Commuicatios Jae-Jo Lee *,Seug-Ji Choi *,Hui-Myoug Oh *, Wo-Tae Lee *, Kwa-Ho Kim * ad Dae-Youg Lee
More informationMeasurements of weld geometry using image processing technology
Measuremets of weld geometry usig image processig techology Chia-Lug Chag a, Ye-Hug Che b a Departmet of Mechaical Egieerig, Natioal Yuli Uiversity of Sciece ad Techology, Douliu, Yuli, Taiwa, ROC b Departmet
More informationExperimental Noise Analysis of Reed Switch Sensor Signal under Environmental Vibration
Computer Techology ad Applicatio 7 (16) 96-1 doi: 1.1765/1934-733/16..4 D DAVID PUBLISHING Experimetal Noise Aalysis of Reed Switch Sesor Sigal uder Evirometal Vibratio Odgerel Ayurzaa 1 ad Hiesik Kim
More informationOptimal Arrangement of Buoys Observable by Means of Radar
Optimal Arragemet of Buoys Observable by Meas of Radar TOMASZ PRACZYK Istitute of Naval Weapo ad Computer Sciece Polish Naval Academy Śmidowicza 69, 8-03 Gdyia POLAND t.praczy@amw.gdyia.pl Abstract: -
More informationImplementation of Fuzzy Multiple Objective Decision Making Algorithm in a Heterogeneous Mobile Environment
Implemetatio of Fuzzy Multiple Objective Decisio Makig Algorithm i a Heterogeeous Mobile Eviromet P.M.L. ha, Y.F. Hu, R.E. Sheriff, Departmet of Electroics ad Telecommuicatios Departmet of yberetics, Iteret
More information