Petascale Quantum Simulations of Nano Systems and Biomolecules

Size: px
Start display at page:

Download "Petascale Quantum Simulations of Nano Systems and Biomolecules"

Transcription

1 Petascale Quantum Simulations of Nano Systems and Biomolecules J. Bernholc, E. Briggs, W. Lu,Y. Li and M. Hodak North Carolina State University, Raleigh I. RMG petascale, open-source electronic structure code Blue Waters community Portal Part of Sustained Petascale Performance benchmark II. Si nanowire-based sensors for potential DNA sequencing ~12k atom DFT quantum transport calculations Sensitivity versus length & cross section Sensitivity enhancement via gate potential III. Nanoscale transistors for post-moore s era Multi-terminal quantum transport Quantum interference and tunneling leakage NC STATE UNIVERSITY

2 Real-space Multi-Grid method (RMG) Ø Ø Ø Ø Ø Density functional equations solved directly on the grid Multigrid techniques remove instabilities by working on one length scale at a time Non-periodic boundary conditions are as easy as periodic Compact Mehrstellen discretization A f ] + B[( V + V ) f ] = e B[ Sf ] [ i eff NL i i i Allows for efficient massively parallel implementation Largest run used 139,392 CPU cores and 8,712 GPU's, > 6.5 PF RMG open source sourceforge.net/projects/rmgdft/ Quantum transport: later in 2017 Amyloid β atoms Multigrids Basis Cray XK7 ORNL Performance on 3,872 Cray XK7 (K20x GPU) Blue Water nodes: 1.14 PFLOPS 1 node = 16 Opteron cores+ 1 Nvidia K20x GPU

3 RMG Code Downloads v Downloads: v Code & binaries (for Linux distr., Mac, Win) v Blue Waters portal for Cray XE6/XK7 v Part of NSF s Sustained Petascale Performance benchmarks v Graphical User Interface (GUI) for input & output v Examples, documentation & discussion forum on sourceforge ~ 2,000 downloads since Nov ~60 papers Your feedback is valuable!

4 Performance and scalability: RMG vs. plane waves 3000 atoms (1000 water molecules, Vanderbilt USPP, initial electronic quench)

5 RMG and GPU accelerators Programming models CPU vs GPU CPU - high clock speed, smaller number of powerful execution units. Memory latency hidden by caches and out of order execution. Good single threaded performance. GPU lower clock speed, large number of weaker execution units. Memory latency hidden by high thread counts. Poor single-threaded performance. Large fraction of RMG codebase is well adapted for the GPU model. Large data sets required though. CPUs work better for very small problems.

6 GPU Speed-up Bulk copper 256 atom cell initial electronic quench GPU speed-up This problem is too small for > 32 GPU nodes

7 GPU performance workstation level Workstation calculation Dual Xeon E5-2630v2 workstation. Total of 12 CPU cores and 32GBytes RAM. New Nvidia GP100 Pascal, 16GBytes, HBM memory and 5.3 TFLOPS double precision. Test problem 256 atom copper cell Vanderbilt ultrasoft pseudopotentials with 18 beta functions/atom. Total of 1536 electronic orbitals. PBE XC functional. Execution time dominated by eigensolver and large matrix operations CPU only run required 94.4 seconds/scf step. CPU/GPU run required 19.7 seconds/scf step. A single GPU produced a speedup by a factor of 4.8! (GP100 received in March 2017, code not optimized yet, further improvement expected)

8 GPU performance: supercomputer level Quantum computing candidate Nitrogen-vacancy complex in diamond: spin-polarized DFT atoms, orbitals. Norm-conserving pseudopotentials (FHI). Cray XE6 results using 5184 nodes CPU cores (32 cores/node) Initial electronic quench seconds, 52.8 GFlops/node Cray XK7 results using 3456 nodes CPU cores (16 cores/node), 3456 Nvidia GPU accelerators (1/node) Initial electronic quench seconds, GFlops/node Cray XE nodes 99.8 Gflops/node 30% of peak. v Part of NSF s Sustained Petaflops Performance benchmark

9 Introduction to DNA Replication v Klenow Fragment (KF) from DNA Polymerase I is an enzyme that synthesizes double-stranded DNA from single-stranded templates Ø High replication rate, 100s of base pairs per second Ø Low error frequencies, 1 error in 10 6 base pairs v Experiments observe a different current when the enzyme has just added a DNA base Ø Potential for DNA sequencing, if different bases lead to different currents. open state: not synthesizing closed state: synthesizing T. J. Olsen, Y. Choi, P. C. Sims, O. T. Gul, B. L. Corso, C. Dong, W. A. Brown, P. G. Collins, and G. A. Weiss, JACS 135, 7855 (2013)

10 Our previous results on nanotube sensing v v Gate potential scanning helps to distinguish between DNA bases Nucleotide substitutions can be used to enhance the current difference, v Calculated signals can identify T and G, but cannot distinguish between C and A dt + alpha-thiol datp dc + 6- chloro dgtp Cl x x S 2-thio dttp + da 2-thio dctp + dg S S K. M. Pugliese, O. T. Gul, Y. Choi, T. J. Olsen, P. C. Sims, P. G. Collins, and G. A. Weiss, JACS 137, 9587 (2015)

11 Self-Consistent Electron Transport for >10k Atoms lead1 S L G L Conductor region R Coupling between lead and conductor S G R lead2 Coupling between lead and conductor v Non-equilibrium Green s function (NEGF) method in a basis of variationally optimized orbitals Lu, Meunier, Bernholc, Phys. Rev. Lett v Optimal basis set: Ø Variationally-optimized localized orbitals: a smaller and more complete basis set than in other localized-orbital methods. Fattebert & Bernholc, Phys. Rev. B 2000 v Green s functions are calculated iteratively with linear scaling. v Multi-level parallelization Ø MPI between nodes Ø Full multi-core and multi-gpu support Ø Scales to thousands of nodes We can calculate conductances and I-V curves for multi-terminal devices from first principles (DFT) for large systems (>10,000 atoms) I(V ) = 2e2 h T(E,V )[ f (E µ L ) F(E µ R )]de

12 Long Si nanowire with Al 2 O 3 coating Ø Nanowire (NW) size: Si diameter: 5 nm, Length 5.64 nm Al 2 O 3 thickness: 1nm Ø A transport gap of 0.5 ev appears for this nanowire. Ø Transmission is nearly zero at the Fermi level, no tunneling current. Ø Currents are calculated with source-drain bias of 100 mev. Open Closed

13 Si nanowire with Al 2 O 3 coating: sensitivity Sensitivity = I "#$% I '(")$* I "#$% + I '(")$* Ø Short Si nanowire (2.8 nm): At effective gate of 0.4 V, the sensitivity is about 10%, the current difference between open and closed states is 0.18 µa. At negative gate, the surface states dominate: not suitable for sensing. Ø Long Si nanowire (5.6 nm): At effective gate of V or 0.35 V, the sensitivity is 8% and the current difference is 0.02 µa In subthreshold region, the sensitivity is 10%, but the current is very small (0.3 na)

14 Si Slab with Al 2 O 3 Passivation Si slab thickness: 1 nm, length: 6.7 nm, Al 2 O 3 thickness: 1 nm Open Closed Width: 3.8 nm Width: 7.6 nm Ø Transport gap of 0.6 ev for both widths Ø Subthreshold (-0.2 to 0.4 V): sensitivities are large but currents are small. Ø Turn-on state (gate at -0.3 and 0.5 V): Sensitivity is reduced when slab width increases, because the base current becomes larger. The absolute current difference does not change dramatically.

15 Nanoribbon Confinement and Transmission Length Width v Leads: bulk graphene v Conductor part: armchair nanoribbon width from 3 to 15 atomic layers length from 5 to 14 atomic layers v Dangling bonds are saturated with hydrogens v Number of atoms in NEGF calculations 800 to 1300 atoms depending on width/length L = 14, W = 12 atomic layers n= n=1 2 3 v Finite-size GNRs confined between contacts lead to Fabry-Perot interference patterns Liang, Park et al, Nature 2001; Rickhaus, Maurand et al, Nat. Com. 2013; Yannouleas, Romanovsky, Landman, JPC 2015, Sci. Rep v The interference patterns depend on length, width, GNR index and passivation. v Interfaces can also induce localized states.

16 Nanoribbon Families and Suitability for Transistors Width = 12, mod(n,3) = 0 Band gap is large with no localized states inside band gap for a finite length nanoribbon. OFF state current can be very small because of the big band gap It is a good candidate for a transistor, which requires high ON/OFF ratio. Width = 13, mod(n,3) = 1 Pure nanoribbon has a large band gap, while there are localized states inside the band gap for a finite length nanoribbon. Transmission peaks inside the gap decrease dramatically with length OFF-state current can be very small because of the big band gap Width = 14, mod(n,3) = 2 Small bandgap family It is hard to have a small current for OFF state It is not a good candidate for a transistor, which requires high ON/OFF ratio. For a moderate-size device, nanoribbons with mod(n,3) = 0 are the best choice. The first transmission peak appears at a small energy for a long ribbon. The nanoribbon needs to be long enough to avoid direct tunneling current.

17 Nanoribbon Transistor Simulation Best nanoribbon for transistor: mod(n,3) = 0 family of armchair nanoribbons Nanoribbon: 18 atomic-layers wide 40 atomic-layers long Graphene sheet as source and drain 2 layers of BN as the insulator A few layers of Al as the gate 4536 atoms in the NEGF calculation Source-drain bias: 50 mv At a positive gate of 0.4 V, the device is turned on with ON/OFF ratio = 500 The small ON/OFF ratio in part due to too small band gap in calculations (DFT artefact).

18 Summary q RMG -- a petaflops-capable open source electronic structure code v Scales to 20k nodes and 200k CPU cores v Effective use of GPUs and multi-core CPUs v Pseudopotential libraries: ultrasoft & norm-conserving v Cray installation files, Linux, Windows and Mac binaries v Graphical user interface (GUI) v Released under GPL: v Blue Waters community Portal: v Part of NSF s Sustained Petascale Performance benchmarks q Applications v Monitoring of DNA replication using nanotubes and Si nanowires v Potential for DNA sequencing v Nanoscale devices for Post Moore s Law era v Nanoribbon-based transistors are feasible Ø Quantum interference patterns in small structures Ø Specific nanoribbon indices are required

CP2K PERFORMANCE FROM CRAY XT3 TO XC30. Iain Bethune Fiona Reid Alfio Lazzaro

CP2K PERFORMANCE FROM CRAY XT3 TO XC30. Iain Bethune Fiona Reid Alfio Lazzaro CP2K PERFORMANCE FROM CRAY XT3 TO XC30 Iain Bethune (ibethune@epcc.ed.ac.uk) Fiona Reid Alfio Lazzaro Outline CP2K Overview Features Parallel Algorithms Cray HPC Systems Trends Water Benchmarks 2005 2013

More information

Dependence of Carbon Nanotube Field Effect Transistors Performance on Doping Level of Channel at Different Diameters: on/off current ratio

Dependence of Carbon Nanotube Field Effect Transistors Performance on Doping Level of Channel at Different Diameters: on/off current ratio Copyright (2012) American Institute of Physics. This article may be downloaded for personal use only. Any other use requires prior permission of the author and the American Institute of Physics. The following

More information

Transport properties of graphene nanoribbon-based tunnel

Transport properties of graphene nanoribbon-based tunnel Transport properties of graphene nanoribbon-based tunnel Mark Cheung School of Engineering and Applied Science, Department of Electrical and Computer Engineering Keywords: Monolithic Graphene, Low-Power,

More information

Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2

Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2 Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS 2 /hon a 300- BN/graphene heterostructures. a, CVD-grown b, Graphene was patterned into graphene strips by oxygen monolayer

More information

Opportunities and Challenges for Nanoelectronic Devices and Processes

Opportunities and Challenges for Nanoelectronic Devices and Processes The Sixth U.S.-Korea Forum on Nanotechnology, April 28-29, 2009, Las Vegas, NV Opportunities and Challenges for Nanoelectronic Devices and Processes Yoshio Nishi Professor, Electrical Engineering, Material

More information

Heterogeneous Graphene Nanoribbon-CMOS Multi-State Volatile Random Access Memory Fabric

Heterogeneous Graphene Nanoribbon-CMOS Multi-State Volatile Random Access Memory Fabric University of Massachusetts Amherst ScholarWorks@UMass Amherst Masters Theses 1911 - February 2014 2012 Heterogeneous Graphene Nanoribbon-CMOS Multi-State Volatile Random Access Memory Fabric Santosh Khasanvis

More information

CARBON nanotubes (CNTs) have recently attracted broad

CARBON nanotubes (CNTs) have recently attracted broad IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 54, NO. 4, APRIL 2007 677 Performance Projections for Ballistic Graphene Nanoribbon Field-Effect Transistors Gengchiau Liang, Member, IEEE, Neophytos Neophytou,

More information

Investigating the Electronic Behavior of Nano-materials From Charge Transport Properties to System Response

Investigating the Electronic Behavior of Nano-materials From Charge Transport Properties to System Response Investigating the Electronic Behavior of Nano-materials From Charge Transport Properties to System Response Amit Verma Assistant Professor Department of Electrical Engineering & Computer Science Texas

More information

Department of Electrical Engineering IIT Madras

Department of Electrical Engineering IIT Madras Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or

More information

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Anri Nakajima Research Center for Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama, Higashi-Hiroshima,

More information

SEMICONDUCTOR ELECTRONICS: MATERIALS, DEVICES AND SIMPLE CIRCUITS. Class XII : PHYSICS WORKSHEET

SEMICONDUCTOR ELECTRONICS: MATERIALS, DEVICES AND SIMPLE CIRCUITS. Class XII : PHYSICS WORKSHEET SEMICONDUCT ELECTRONICS: MATERIALS, DEVICES AND SIMPLE CIRCUITS Class XII : PHYSICS WKSHEET 1. How is a n-p-n transistor represented symbolically? (1) 2. How does conductivity of a semiconductor change

More information

MSE 410/ECE 340: Electrical Properties of Materials Fall 2016 Micron School of Materials Science and Engineering Boise State University

MSE 410/ECE 340: Electrical Properties of Materials Fall 2016 Micron School of Materials Science and Engineering Boise State University MSE 410/ECE 340: Electrical Properties of Materials Fall 2016 Micron School of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures

More information

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method S.P. Venu Madhava Rao E.V.L.N Rangacharyulu K.Lal Kishore Professor, SNIST Professor, PSMCET Registrar, JNTUH Abstract As the process technology

More information

Virtual EM Prototyping: From Microwaves to Optics

Virtual EM Prototyping: From Microwaves to Optics Virtual EM Prototyping: From Microwaves to Optics Dr. Frank Demming, CST AG Dr. Avri Frenkel, Anafa Electromagnetic Solutions Virtual EM Prototyping Efficient Maxwell Equations solvers has been developed,

More information

Parallel Computing 2020: Preparing for the Post-Moore Era. Marc Snir

Parallel Computing 2020: Preparing for the Post-Moore Era. Marc Snir Parallel Computing 2020: Preparing for the Post-Moore Era Marc Snir THE (CMOS) WORLD IS ENDING NEXT DECADE So says the International Technology Roadmap for Semiconductors (ITRS) 2 End of CMOS? IN THE LONG

More information

Impact from Industrial use of HPC HPC User Forum #59 Munich, Germany October 2015

Impact from Industrial use of HPC HPC User Forum #59 Munich, Germany October 2015 Impact from Industrial use of HPC HPC User Forum #59 Munich, Germany October 2015 Merle Giles Director, Private Sector Program and Economic Impact HPC is a gauge of relative technological prowess of nations

More information

Quantum Devices and Integrated Circuits Based on Quantum Confinement in III-V Nanowire Networks Controlled by Nano-Schottky Gates

Quantum Devices and Integrated Circuits Based on Quantum Confinement in III-V Nanowire Networks Controlled by Nano-Schottky Gates ECS 2 Joint Intenational Meeting, San Francisco Sept. 2-7, 2 Sixth International Symposium on Quantum Confinement Quantum Devices and Integrated Circuits Based on Quantum Confinement in III-V Nanowire

More information

III-V CMOS: Quo Vadis?

III-V CMOS: Quo Vadis? III-V CMOS: Quo Vadis? J. A. del Alamo, X. Cai, W. Lu, A. Vardi, and X. Zhao Microsystems Technology Laboratories Massachusetts Institute of Technology Compound Semiconductor Week 2018 Cambridge, MA, May

More information

Logic circuits based on carbon nanotubes

Logic circuits based on carbon nanotubes Available online at www.sciencedirect.com Physica E 16 (23) 42 46 www.elsevier.com/locate/physe Logic circuits based on carbon nanotubes A. Bachtold a;b;, P. Hadley a, T. Nakanishi a, C. Dekker a a Department

More information

Towards a Reconfigurable Nanocomputer Platform

Towards a Reconfigurable Nanocomputer Platform Towards a Reconfigurable Nanocomputer Platform Paul Beckett School of Electrical and Computer Engineering RMIT University Melbourne, Australia 1 The Nanoscale Cambrian Explosion Disparity: Widerangeof

More information

Lesson 5. Electronics: Semiconductors Doping p-n Junction Diode Half Wave and Full Wave Rectification Introduction to Transistors-

Lesson 5. Electronics: Semiconductors Doping p-n Junction Diode Half Wave and Full Wave Rectification Introduction to Transistors- Lesson 5 Electronics: Semiconductors Doping p-n Junction Diode Half Wave and Full Wave Rectification Introduction to Transistors- Types and Connections Semiconductors Semiconductors If there are many free

More information

Semiconductor Physics and Devices

Semiconductor Physics and Devices Nonideal Effect The experimental characteristics of MOSFETs deviate to some degree from the ideal relations that have been theoretically derived. Semiconductor Physics and Devices Chapter 11. MOSFET: Additional

More information

Performance Analysis of a Ge/Si Core/Shell. Nanowire Field Effect Transistor

Performance Analysis of a Ge/Si Core/Shell. Nanowire Field Effect Transistor Performance Analysis of a Ge/Si Core/Shell Nanowire Field Effect Transistor Gengchiau Liang,,* Jie Xiang, Neerav Kharche, Gerhard Klimeck, Charles M. Lieber,,# and Mark Lundstrom School of Electrical and

More information

Han Liu, Adam T. Neal, Yuchen Du and Peide D. Ye

Han Liu, Adam T. Neal, Yuchen Du and Peide D. Ye Fundamentals in MoS2 Transistors: Dielectric, Scaling and Metal Contacts Han Liu, Adam T. Neal, Yuchen Du and Peide D. Ye Department of Electrical and Computer Engineering and Birck Nanotechnology Center,

More information

Carbon Nanotube Field Effect Transistor-Based Gas Sensor for NH 3 Detection

Carbon Nanotube Field Effect Transistor-Based Gas Sensor for NH 3 Detection 2011 International onference on Nanotechnology and Biosensors IPBEE vol.25(2011) (2011) IASIT Press, Singapore arbon Nanotube Field Effect Transistor-Based as Sensor for NH 3 Detection Abdorahim Zahedi

More information

LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS

LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS Charlie Jenkins, (Altera Corporation San Jose, California, USA; chjenkin@altera.com) Paul Ekas, (Altera Corporation San Jose, California, USA; pekas@altera.com)

More information

Table of Contents. Table of Contents Silicon nanowire field-effect transistor. Introduction Band structure of a Si(100) nanowire

Table of Contents. Table of Contents Silicon nanowire field-effect transistor. Introduction Band structure of a Si(100) nanowire Table of Contents Table of Contents Silicon nanowire field-effect transistor Introduction Band structure of a Si(100) nanowire Building the nanowire Setting up and running the calculations TB09 meta-gga

More information

Modelling of electronic and transport properties in semiconductor nanowires

Modelling of electronic and transport properties in semiconductor nanowires Modelling of electronic and transport properties in semiconductor nanowires Martin P. Persson,1 Y. M. Niquet,1 S. Roche,1 A. Lherbier,1,2 D. Camacho,1 F. Triozon,3 M. Diarra,4 C. Delerue4 and G. Allan4

More information

Analog Synaptic Behavior of a Silicon Nitride Memristor

Analog Synaptic Behavior of a Silicon Nitride Memristor Supporting Information Analog Synaptic Behavior of a Silicon Nitride Memristor Sungjun Kim, *, Hyungjin Kim, Sungmin Hwang, Min-Hwi Kim, Yao-Feng Chang,, and Byung-Gook Park *, Inter-university Semiconductor

More information

Chapter Semiconductor Electronics

Chapter Semiconductor Electronics Chapter Semiconductor Electronics Q1. p-n junction is said to be forward biased, when [1988] (a) the positive pole of the battery is joined to the p- semiconductor and negative pole to the n- semiconductor

More information

CHAPTER 6 CARBON NANOTUBE AND ITS RF APPLICATION

CHAPTER 6 CARBON NANOTUBE AND ITS RF APPLICATION CHAPTER 6 CARBON NANOTUBE AND ITS RF APPLICATION 6.1 Introduction In this chapter we have made a theoretical study about carbon nanotubes electrical properties and their utility in antenna applications.

More information

Organic Electronics. Information: Information: 0331a/ 0442/

Organic Electronics. Information: Information:  0331a/ 0442/ Organic Electronics (Course Number 300442 ) Spring 2006 Organic Field Effect Transistors Instructor: Dr. Dietmar Knipp Information: Information: http://www.faculty.iubremen.de/course/c30 http://www.faculty.iubremen.de/course/c30

More information

Semiconductor Process Reliability SVTW 2012 Esko Mikkola, Ph.D. & Andrew Levy

Semiconductor Process Reliability SVTW 2012 Esko Mikkola, Ph.D. & Andrew Levy Semiconductor Process Reliability SVTW 2012 Esko Mikkola, Ph.D. & Andrew Levy 1 IC Failure Modes Affecting Reliability Via/metallization failure mechanisms Electro migration Stress migration Transistor

More information

Nanoscale III-V CMOS

Nanoscale III-V CMOS Nanoscale III-V CMOS J. A. del Alamo Microsystems Technology Laboratories Massachusetts Institute of Technology SEMI Advanced Semiconductor Manufacturing Conference Saratoga Springs, NY; May 16-19, 2016

More information

Performance Optimization of Dynamic and Domino logic Carry Look Ahead Adder using CNTFET in 32nm technology

Performance Optimization of Dynamic and Domino logic Carry Look Ahead Adder using CNTFET in 32nm technology IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 5, Ver. I (Sep - Oct. 2015), PP 30-35 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Performance Optimization of Dynamic

More information

SILICON NANOWIRE HYBRID PHOTOVOLTAICS

SILICON NANOWIRE HYBRID PHOTOVOLTAICS SILICON NANOWIRE HYBRID PHOTOVOLTAICS Erik C. Garnett, Craig Peters, Mark Brongersma, Yi Cui and Mike McGehee Stanford Univeristy, Department of Materials Science, Stanford, CA, USA ABSTRACT Silicon nanowire

More information

Investigation of Feasibility of Tunneling Field Effect Transistor (TFET) as Highly Sensitive and Multi-sensing Biosensors

Investigation of Feasibility of Tunneling Field Effect Transistor (TFET) as Highly Sensitive and Multi-sensing Biosensors JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.1, FEBRUARY, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.1.141 ISSN(Online) 2233-4866 Investigation of Feasibility of Tunneling

More information

A scanning tunneling microscopy based potentiometry technique and its application to the local sensing of the spin Hall effect

A scanning tunneling microscopy based potentiometry technique and its application to the local sensing of the spin Hall effect A scanning tunneling microscopy based potentiometry technique and its application to the local sensing of the spin Hall effect Ting Xie 1, a), Michael Dreyer 2, David Bowen 3, Dan Hinkel 3, R. E. Butera

More information

Analytical Study of Tunable Bilayered-Graphene Dipole Antenna

Analytical Study of Tunable Bilayered-Graphene Dipole Antenna 1 Analytical Study of Tunable Bilayered-Graphene Dipole Antenna James E. Burke RDAR-MEF-S, bldg. 94 1 st floor Sensor & Seekers Branch/MS&G Division/FPAT Directorate U.S. RDECOM-ARDEC, Picatinny Arsenal,

More information

Vertical field effect transistors realized by cleaved-edge overgrowth

Vertical field effect transistors realized by cleaved-edge overgrowth Version date: 03.09.2001 Final version Paper number: C031178 Vertical field effect transistors realized by cleaved-edge overgrowth F. Ertl a, T. Asperger a, R. A. Deutschmann a, W. Wegscheider a,b, M.

More information

Graded P-AlGaN Superlattice for Reduced Electron Leakage in Tunnel- Injected UVC LEDs

Graded P-AlGaN Superlattice for Reduced Electron Leakage in Tunnel- Injected UVC LEDs Graded P-AlGaN Superlattice for Reduced Electron Leakage in Tunnel- Injected UVC LEDs Yuewei Zhang, Sriram Krishnamoorthy, Fatih Akyol, Zane Jamal-Eddine Siddharth Rajan ECE, The Ohio State University

More information

Performance Analysis of a Ge/Si Core/Shell Nanowire Field-Effect Transistor

Performance Analysis of a Ge/Si Core/Shell Nanowire Field-Effect Transistor Performance Analysis of a Ge/Si Core/Shell Nanowire Field-Effect Transistor NANO LETTERS 2007 Vol. 7, No. 3 642-646 Gengchiau Liang,*,, Jie Xiang, Neerav Kharche, Gerhard Klimeck, Charles M. Lieber,, and

More information

Thermal Management in the 3D-SiP World of the Future

Thermal Management in the 3D-SiP World of the Future Thermal Management in the 3D-SiP World of the Future Presented by W. R. Bottoms March 181 th, 2013 Smaller, More Powerful Portable Devices Are Driving Up Power Density Power (both power delivery and power

More information

, SIAM GS 13 Conference, Padova, Italy

, SIAM GS 13 Conference, Padova, Italy 2013-06-18, SIAM GS 13 Conference, Padova, Italy A Mixed Order Scheme for the Shallow Water Equations on the GPU André R. Brodtkorb, Ph.D., Research Scientist, SINTEF ICT, Department of Applied Mathematics,

More information

Embedded System Design and Synthesis. Transition. Evolution of computation. Two major sources of changing problems. Impact of scaling on delay

Embedded System Design and Synthesis. Transition. Evolution of computation. Two major sources of changing problems. Impact of scaling on delay Transition http://robertdick.org/esds/ Office: EECS 2417-E Department of Electrical Engineering and Computer Science University of Michigan Classes will transition from covering background on embedded

More information

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION In the format provided by the authors and unedited. Photon-triggered nanowire transistors Jungkil Kim, Hoo-Cheol Lee, Kyoung-Ho Kim, Min-Soo Hwang, Jin-Sung Park, Jung Min Lee, Jae-Pil So, Jae-Hyuck Choi,

More information

MICROPROCESSOR TECHNOLOGY

MICROPROCESSOR TECHNOLOGY MICROPROCESSOR TECHNOLOGY Assis. Prof. Hossam El-Din Moustafa Lecture 3 Ch.1 The Evolution of The Microprocessor 17-Feb-15 1 Chapter Objectives Introduce the microprocessor evolution from transistors to

More information

Accelerated Impulse Response Calculation for Indoor Optical Communication Channels

Accelerated Impulse Response Calculation for Indoor Optical Communication Channels Accelerated Impulse Response Calculation for Indoor Optical Communication Channels M. Rahaim, J. Carruthers, and T.D.C. Little Department of Electrical and Computer Engineering Boston University, Boston,

More information

Memory (Part 1) RAM memory

Memory (Part 1) RAM memory Budapest University of Technology and Economics Department of Electron Devices Technology of IT Devices Lecture 7 Memory (Part 1) RAM memory Semiconductor memory Memory Overview MOS transistor recap and

More information

NAME: Last First Signature

NAME: Last First Signature UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT

More information

Author(s) Osamu; Nakamura, Tatsuya; Katagiri,

Author(s) Osamu; Nakamura, Tatsuya; Katagiri, TitleCryogenic InSb detector for radiati Author(s) Kanno, Ikuo; Yoshihara, Fumiki; Nou Osamu; Nakamura, Tatsuya; Katagiri, Citation REVIEW OF SCIENTIFIC INSTRUMENTS (2 2533-2536 Issue Date 2002-07 URL

More information

Understanding MOSFET Data. Type of Channel N-Channel, or P-Channel. Design Supertex Family Number TO-243AA (SOT-89) Die

Understanding MOSFET Data. Type of Channel N-Channel, or P-Channel. Design Supertex Family Number TO-243AA (SOT-89) Die Understanding MOSFET Data Application Note The following outline explains how to read and use Supertex MOSFET data sheets. The approach is simple and care has been taken to avoid getting lost in a maze

More information

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION SUPPLEMENTARY INFORMATION doi:10.1038/nature11293 1. Formation of (111)B polar surface on Si(111) for selective-area growth of InGaAs nanowires on Si. Conventional III-V nanowires (NWs) tend to grow in

More information

Nanotechnology, the infrastructure, and IBM s research projects

Nanotechnology, the infrastructure, and IBM s research projects Nanotechnology, the infrastructure, and IBM s research projects Dr. Paul Seidler Coordinator Nanotechnology Center, IBM Research - Zurich Nanotechnology is the understanding and control of matter at dimensions

More information

Magnetic and Electromagnetic Microsystems. 4. Example: magnetic read/write head

Magnetic and Electromagnetic Microsystems. 4. Example: magnetic read/write head Magnetic and Electromagnetic Microsystems 1. Magnetic Sensors 2. Magnetic Actuators 3. Electromagnetic Sensors 4. Example: magnetic read/write head (C) Andrei Sazonov 2005, 2006 1 Magnetic microsystems

More information

Compact Modeling of Silicon Carbide Lateral FETs for High Temperature Analog and Digital Circuits

Compact Modeling of Silicon Carbide Lateral FETs for High Temperature Analog and Digital Circuits Compact Modeling of Silicon Carbide Lateral FETs for High Temperature Analog and Digital Circuits Avinash S. Kashyap Cheng-Po Chen Vinayak Tilak GE Global Research Center 12/7/2011 Overview Program Objectives:

More information

Lecture 4. MOS transistor theory

Lecture 4. MOS transistor theory Lecture 4 MOS transistor theory 1.7 Introduction: A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage

More information

Performance advancement of High-K dielectric MOSFET

Performance advancement of High-K dielectric MOSFET Performance advancement of High-K dielectric MOSFET Neha Thapa 1 Lalit Maurya 2 Er. Rajesh Mehra 3 M.E. Student M.E. Student Associate Prof. ECE NITTTR, Chandigarh NITTTR, Chandigarh NITTTR, Chandigarh

More information

A large-area wireless power transmission sheet using printed organic. transistors and plastic MEMS switches

A large-area wireless power transmission sheet using printed organic. transistors and plastic MEMS switches Supplementary Information A large-area wireless power transmission sheet using printed organic transistors and plastic MEMS switches Tsuyoshi Sekitani 1, Makoto Takamiya 2, Yoshiaki Noguchi 1, Shintaro

More information

December 10, Why HPC? Daniel Lucio.

December 10, Why HPC? Daniel Lucio. December 10, 2015 Why HPC? Daniel Lucio dlucio@utk.edu A revolution in astronomy Galileo Galilei - 1609 2 What is HPC? "High-Performance Computing," or HPC, is the application of "supercomputers" to computational

More information

III-V CMOS: the key to sub-10 nm electronics?

III-V CMOS: the key to sub-10 nm electronics? III-V CMOS: the key to sub-10 nm electronics? J. A. del Alamo Microsystems Technology Laboratories, MIT 2011 MRS Spring Meeting and Exhibition Symposium P: Interface Engineering for Post-CMOS Emerging

More information

Drain. Drain. [Intel: bulk-si MOSFETs]

Drain. Drain. [Intel: bulk-si MOSFETs] 1 Introduction For more than 40 years, the evolution and growth of very-large-scale integration (VLSI) silicon-based integrated circuits (ICs) have followed from the continual shrinking, or scaling, of

More information

3. COMPARING STRUCTURE OF SINGLE GATE AND DOUBLE GATE MOSFET WITH DESIGN AND CURVE

3. COMPARING STRUCTURE OF SINGLE GATE AND DOUBLE GATE MOSFET WITH DESIGN AND CURVE P a g e 80 Available online at http://arjournal.org APPLIED RESEARCH JOURNAL RESEARCH ARTICLE ISSN: 2423-4796 Applied Research Journal Vol. 3, Issue, 2, pp.80-86, February, 2017 COMPARATIVE STUDY ON SINGLE

More information

Quantum Condensed Matter Physics Lecture 16

Quantum Condensed Matter Physics Lecture 16 Quantum Condensed Matter Physics Lecture 16 David Ritchie QCMP Lent/Easter 2018 http://www.sp.phy.cam.ac.uk/drp2/home 16.1 Quantum Condensed Matter Physics 1. Classical and Semi-classical models for electrons

More information

Reconfigurable Si-Nanowire Devices

Reconfigurable Si-Nanowire Devices Reconfigurable Si-Nanowire Devices André Heinzig, Walter M. Weber, Dominik Martin, Jens Trommer, Markus König and Thomas Mikolajick andre.heinzig@namlab.com log I d Present CMOS technology ~ 88 % of IC

More information

CMOL: Hybrid of CMOS with Overlaid Nanogrid and Nanodevice Structure. John Zacharkow

CMOL: Hybrid of CMOS with Overlaid Nanogrid and Nanodevice Structure. John Zacharkow CMOL: Hybrid of CMOS with Overlaid Nanogrid and Nanodevice Structure John Zacharkow Overview Introduction Background CMOS Review CMOL Breakdown Benefits/Shortcoming Looking into the Future Introduction

More information

Simulation and Analysis of CNTFETs based Logic Gates in HSPICE

Simulation and Analysis of CNTFETs based Logic Gates in HSPICE Simulation and Analysis of CNTFETs based Logic Gates in HSPICE Neetu Sardana, 2 L.K. Ragha M.E Student, 2 Guide Electronics Department, Terna Engineering College, Navi Mumbai, India Abstract Conventional

More information

Extreme Temperature Invariant Circuitry Through Adaptive DC Body Biasing

Extreme Temperature Invariant Circuitry Through Adaptive DC Body Biasing Extreme Temperature Invariant Circuitry Through Adaptive DC Body Biasing W. S. Pitts, V. S. Devasthali, J. Damiano, and P. D. Franzon North Carolina State University Raleigh, NC USA 7615 Email: wspitts@ncsu.edu,

More information

10/27/2009 Reading: Chapter 10 of Hambley Basic Device Physics Handout (optional)

10/27/2009 Reading: Chapter 10 of Hambley Basic Device Physics Handout (optional) EE40 Lec 17 PN Junctions Prof. Nathan Cheung 10/27/2009 Reading: Chapter 10 of Hambley Basic Device Physics Handout (optional) Slide 1 PN Junctions Semiconductor Physics of pn junctions (for reference

More information

Class Website: p b2008.htm

Class Website:   p b2008.htm EEE598 Molecular Electronics Some Information about the Course Instructor: Dr. Nongjian Tao (njtao@asu.edu) Where: ECA 219 When: TTH 12:00 1:15 pm Office Hours: TTH 1:30-2:30 p.m. or by appointment. Office

More information

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

Lecture-45. MOS Field-Effect-Transistors Threshold voltage Lecture-45 MOS Field-Effect-Transistors 7.4. Threshold voltage In this section we summarize the calculation of the threshold voltage and discuss the dependence of the threshold voltage on the bias applied

More information

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION SUPPLEMENTARY INFORMATION Dopant profiling and surface analysis of silicon nanowires using capacitance-voltage measurements Erik C. Garnett 1, Yu-Chih Tseng 4, Devesh Khanal 2,3, Junqiao Wu 2,3, Jeffrey

More information

1 Semiconductor-Photon Interaction

1 Semiconductor-Photon Interaction 1 SEMICONDUCTOR-PHOTON INTERACTION 1 1 Semiconductor-Photon Interaction Absorption: photo-detectors, solar cells, radiation sensors. Radiative transitions: light emitting diodes, displays. Stimulated emission:

More information

Conversion of dinitrogen to ammonia by FeN 3 -embedded

Conversion of dinitrogen to ammonia by FeN 3 -embedded SUPPLEMENTARY MATERIAL FOR Conversion of dinitrogen to ammonia by FeN 3 -embedded Graphene Xiao-Fei Li 1, *, Qin-Kun Li 1, Jin Cheng 1, Lingling Liu 1, Qing Yan 1, Yingchao Wu 1, Xiang-Hua Zhang 1, Zhi-Yong

More information

GaAs polytype quantum dots

GaAs polytype quantum dots GaAs polytype quantum dots Vilgailė Dagytė, Andreas Jönsson and Andrea Troian December 17, 2014 1 Introduction An issue that has haunted nanowire growth since it s infancy is the difficulty of growing

More information

On the Validity of the Parabolic Effective-Mass Approximation for the Current-Voltage Calculation of Silicon Nanowire Transistors

On the Validity of the Parabolic Effective-Mass Approximation for the Current-Voltage Calculation of Silicon Nanowire Transistors On the Validity of the Parabolic Effective-Mass Approimation for the Current-Voltage Calculation of Silicon Nanowire Transistors Jing Wang, Anisur Rahman, Avik Ghosh, Gerhard Klimeck and Mark Lundstrom

More information

PHYS 3050 Electronics I

PHYS 3050 Electronics I PHYS 3050 Electronics I Chapter 4. Semiconductor Diodes and Transistors Earth, Moon, Mars, and Beyond Dr. Jinjun Shan, Associate Professor of Space Engineering Department of Earth and Space Science and

More information

Micro-sensors - what happens when you make "classical" devices "small": MEMS devices and integrated bolometric IR detectors

Micro-sensors - what happens when you make classical devices small: MEMS devices and integrated bolometric IR detectors Micro-sensors - what happens when you make "classical" devices "small": MEMS devices and integrated bolometric IR detectors Dean P. Neikirk 1 MURI bio-ir sensors kick-off 6/16/98 Where are the targets

More information

Semiconductor Physics and Devices

Semiconductor Physics and Devices Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because

More information

Expanded Answer: Transistor Amplifier Problem in January/February 2008 Morseman Column

Expanded Answer: Transistor Amplifier Problem in January/February 2008 Morseman Column Expanded Answer: Transistor Amplifier Problem in January/February 2008 Morseman Column Here s what I asked: This month s problem: Figure 4(a) shows a simple npn transistor amplifier. The transistor has

More information

Supplementary Figure 1 High-resolution transmission electron micrograph of the

Supplementary Figure 1 High-resolution transmission electron micrograph of the Supplementary Figure 1 High-resolution transmission electron micrograph of the LAO/STO structure. LAO/STO interface indicated by the dotted line was atomically sharp and dislocation-free. Supplementary

More information

Design and Analysis of Double Gate MOSFET Devices using High-k Dielectric

Design and Analysis of Double Gate MOSFET Devices using High-k Dielectric International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 53-60 International Research Publication House http://www.irphouse.com Design and Analysis of Double Gate

More information

Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018

Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law

More information

Saving Moore s Law Down To 1nm Channels With Anisotropic Effective Mass

Saving Moore s Law Down To 1nm Channels With Anisotropic Effective Mass Saving Moore s Law Down To 1nm Channels With Anisotropic Effective Mass arxiv:1605.03979v1 [cond-mat.mes-hall] 12 May 2016 Hesameddin Ilatikhameneh 1*, Tarek Ameen 1*, Bozidar Novakovic 1, Yaohua Tan 1,

More information

Electronic Devices 1. Current flowing in each of the following circuits A and respectively are: (Circuit 1) (Circuit 2) 1) 1A, 2A 2) 2A, 1A 3) 4A, 2A 4) 2A, 4A 2. Among the following one statement is not

More information

White Paper Stratix III Programmable Power

White Paper Stratix III Programmable Power Introduction White Paper Stratix III Programmable Power Traditionally, digital logic has not consumed significant static power, but this has changed with very small process nodes. Leakage current in digital

More information

1A Ultra Low Dropout Voltage Regulator with Multi-Functions

1A Ultra Low Dropout Voltage Regulator with Multi-Functions 1A Ultra Low Dropout Voltage Regulator with Multi-Functions DESCRIPTION The TS39104 are 1A ultra low dropout linear voltage regulators that provide low voltage, high current output from an extremely small

More information

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices Christopher Batten School of Electrical and Computer Engineering Cornell University http://www.csl.cornell.edu/courses/ece5950 Simple Transistor

More information

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34 CONTENTS Preface x Prologue Semiconductors and the Integrated Circuit xvii PART I Semiconductor Material Properties CHAPTER 1 The Crystal Structure of Solids 1 1.0 Preview 1 1.1 Semiconductor Materials

More information

55:041 Electronic Circuits

55:041 Electronic Circuits 55:041 Electronic Circuits Mosfet Review Sections of Chapter 3 &4 A. Kruger Mosfet Review, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width 1 10-6 m or less Thickness 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor

More information

Comparison of 32nm High-k Metal Gate Predictive Technology Model CMOS and MOSFET-Like CNFET compact Model Based Domino logic Circuits

Comparison of 32nm High-k Metal Gate Predictive Technology Model CMOS and MOSFET-Like CNFET compact Model Based Domino logic Circuits Comparison of 32nm High-k Metal Gate Predictive Technology Model CMOS and MOSFET-Like CNFET compact Model Based Domino logic Circuits Saravana Maruthamuthu, Wireless Group Infineon Technologies India Private

More information

MOS TRANSISTOR THEORY

MOS TRANSISTOR THEORY MOS TRANSISTOR THEORY Introduction A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the

More information

Diode conducts when V anode > V cathode. Positive current flow. Diodes (and transistors) are non-linear device: V IR!

Diode conducts when V anode > V cathode. Positive current flow. Diodes (and transistors) are non-linear device: V IR! Diodes: What do we use diodes for? Lecture 5: Diodes and Transistors protect circuits by limiting the voltage (clipping and clamping) turn AC into DC (voltage rectifier) voltage multipliers (e.g. double

More information

Scanning Tunneling Microscopy

Scanning Tunneling Microscopy Scanning Tunneling Microscopy The wavelike properties of electrons allows them to tunnel beyond the regions of a solid into a region of space forbidden for them to exist in. In this region they can be

More information

A Computational Study of Thin-Body, Double-Gate, Schottky Barrier MOSFETs

A Computational Study of Thin-Body, Double-Gate, Schottky Barrier MOSFETs IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 49, NO. 11, NOVEMBER 2002 1897 A Computational Study of Thin-Body, Double-Gate, Schottky Barrier MOSFETs Jing Guo and Mark S. Lundstrom, Fellow, IEEE Abstract

More information

New Process Technologies Will silicon CMOS carry us to the end of the Roadmap?

New Process Technologies Will silicon CMOS carry us to the end of the Roadmap? HPEC Workshop 2006 New Process Technologies Will silicon CMOS carry us to the end of the Roadmap? Craig L. Keast, Chenson Chen, Mike Fritze, Jakub Kedzierski, Dave Shaver HPEC 2006-1 Outline A brief history

More information

Research Needs for Device Sciences Modeling and Simulation (May 6, 2005)

Research Needs for Device Sciences Modeling and Simulation (May 6, 2005) Research Needs for Device Sciences Modeling and Simulation (May 6, 2005) SRC Device Sciences 2005 Modeling and Simulation Task Force Contributing organizations: Axcelis, Freescale, IBM, Intel, LSI, SRC,

More information

Analog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved.

Analog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved. Analog Electronics BJT Structure The BJT has three regions called the emitter, base, and collector. Between the regions are junctions as indicated. The base is a thin lightly doped region compared to the

More information

Ambipolar electronics

Ambipolar electronics Ambipolar electronics Xuebei Yang and Kartik Mohanram Department of Electrical and Computer Engineering, Rice University, Houston {xy3,mr11,kmram}@rice.edu Rice University Technical Report TREE12 March

More information

Temperature-aware NBTI modeling and the impact of input vector control on performance degradation

Temperature-aware NBTI modeling and the impact of input vector control on performance degradation Temperature-aware NBTI modeling and the impact of input vector control on performance degradation Yu Wang, Hong Luo, Ku He, Rong Luo, Huazhong Yang Circuits and Systems Division, E.E. Dept., Tsinghua University,

More information