PI6C B. 3.3V Low Jitter 1-to-4 Crystal/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Diagram

Size: px
Start display at page:

Download "PI6C B. 3.3V Low Jitter 1-to-4 Crystal/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Diagram"

Transcription

1 Features Maximum output frequency: 500MHz 4 pair of differential LPECL outputs Selectable and crystal inputs accepts LCMOS, LTTL input level Ultra low additive phase jitter: < 0.05 ps (typ) (differential MHz, 12KHz to 20MHz integration range) Output Skew: 30ps (maximum) Part-to-part skew: 200ps (maximum) Propagation delay: 1.5ns (maximum) 3.3 power supply Pin-to-pin compatible to ICS , ICS Operating Temperature: -40 o C to 85 o C Packaging (Pb-free & Green available): - 20-pin TSSOP (L) Description The PI6C B is a high-performance low jitter and low-skew LPECL fanout buffer. PI6C B features selectable of single-ended clock or crystal inputs and translates to four LPECL outputs. The input accepts LCMOS or LTTL signals. The outputs are synchronized with input clock during asynchronous assertion /deassertion of pin. PI6C B is ideal for crystal or LCMOS/LTTL to LPECL translation. Typical clock translation and distribution applications are data-communications and telecommunications. Block Diagram Pin Diagram D LE Q EE _SEL Q 0 NQ 0 Q 1 Xtal1 Xtal2 0 1 Q 0 nq 0 Q 1 Xtal 1 Xtal NQ 1 Q 2 NQ 2 Q 3 nq NQ 3 _SEL Q 2 nq 2 Q 3 nq PI6C B Rev A 06/01/12

2 Pin Description Name Pin # Type Description EE 1 P Connect to Negative power supply 2 I_PU _SEL 3 I_PD 4 I_PD LCMOS / LTTL clock input Xtal1, Xtal2 Synchronizing clock enable. When high, clock outputs follow clock input. When low, Q x outputs are forced low, n Q x outputs are forced high. LCMOS/LTTL level with 50KΩ pull up. Clock select input. When high, selects Xtal (Xtal1, Xtal2) inputs. When low, selects input. LCMOS/LTTL level with 50KΩ pull down. 6, 7 Crystal input and output 5, 8, 9 No internal connection. 10, 13, 18 P Connect to 3.3 Q 3, n Q 3 11, 12 O Differential output pair, LPECL interface level. Q 2, nq2 14, 15 O Differential output pair, LPECL interface level. Q 1, nq 1 16, 17 O Differential output pair, LPECL interface level. Q 0, n Q 0 19, 20 O Differential output pair, LPECL interface level. 1. I = Input, O = Output, P = Power supply connection, I_PD = Input with pull down, I_PU = Input with pull up Pin Characteristics C IN Input Capacitance 4 pf R_pullup Input Pullup Resistance 50 KΩ R_pulldown Input Pulldown Resistance 50 KΩ Control Input Function Table Inputs Outputs _SEL Selected Source Q 0 :Q 3 n Q 0 : n Q Diasbled: Low Diasbled: High 0 1 Xtal1, Xtal2 Disabled: Low Disabled: High 1 0 Enabled Enabled 1 1 Xtal1, Xtal2 Enabled Enabled 1. After switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as show below. 2 PI6C B Rev A 06/01/12

3 Figure 1. Timing Diagram Disabled Enabled nq0:nq3 Q0:Q3 Clock Input Function Table Inputs Outputs Q 0 :Q 3 n Q 0 : n Q 3 0 LOW HIGH 1 HIGH LOW Absolute Maximum Ratings Supply voltage Referenced to GND 4.6 IN Input voltage Referenced to GND OUT Output voltage Referenced to GND T STG Storage temperature o C 1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and correct functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability. Operating Conditions Power Supply oltage T A Ambient Temperature o C I DD Power Supply Current All outputs unloaded 130 ma 3 PI6C B Rev A 06/01/12

4 LCMOS/LTTL DC Characteristics (T A = -40 o C to 85 o C, = 3.3 ± 5% unless otherwise stated below.) Symbol Parameter Conditions Min Typ Max Units IH Input High oltage IL Input Low oltage I IH I IL Input High Current Input Low Current, _SEL IN = = IN = = , _SEL IN = 0, = IN = 0, = µa LPECL DC Characteristics (T A = -40 o C to 85 o C, = 3.3 unless otherwise stated below.) OH Output High oltage OL Output Low oltage Crystal Characteristics Parameter Min. Typ. Max. Units Mode of Oscillation Fundamental Frequency Range MHz Equivalent Series Resistance (ESR) 70 Ω Shunt Capacitance 7 pf AC Characteristics (T A = -40 o C to 85 o C, = 3.3 ± 5%) f max Output Frequency 500 MHz t jit Buffer Additive Jitter RMS MHz 0.05 ps SWING Peak-to-peak Output oltage Swing MHz t Pd Propagation Delay (1) (4) 1.5 ns Tsk(o) Output-to-output Skew (2) (4) 30 Tsk(pp) Part-to-part Skew (3) (4) 200 t r /t f Output Rise/Fall time (4) 20% - 80% odc Output duty cycle (4) % Osc Crystal Tolerance 1000 ppm 1. Measured from the /2 of the input to the differential output crossing point 2. Defined as skew between outputs at the same supply voltage and with equal load condition. Measured at the outputs differential crossing point. 3. Defined as skew between outputs on different parts operating at the same supply voltage and with equal load condition. Measured at the outputs differential crossing point. 4. All parameters are measured with CMOS input of 266MHz unless stated otherwise ps 4 PI6C B Rev A 06/01/12

5 Packaging Mechanical: 20-Pin TSSOP (L) DATE: 05/03/12 1. Refer JEDEC MO-153F/AC 2. Controlling dimensions in millimeters 3. Package outline exclusive of mold flash and metal burr DESCRIPTION: 20-pin, 173mil Wide TSSOP PACKAGE CODE: L DOCUMENT CONTROL #: PD-1311 REISION: F Ordering Information Ordering Code Package Code Package Description PI6C BLIE L Pb-free & Green 20-pin 173-mil wide TSSOP 1. Thermal characteristics can be found on the company web site at Pericom Semiconductor Corporation PI6C B Rev A 06/01/12

PI6C V Low Skew 1-to-4 LVTTL/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Configuration

PI6C V Low Skew 1-to-4 LVTTL/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Configuration Features Maximum operation frequency: 500 MHz 4 pair of differential LVPECL outputs Selectable CLK 0 and inputs CLK 0, accept LVCMOS, LVTTL input level Output Skew: 80ps (maximum) Part-to-part skew: 50ps

More information

PI6C V Low Skew 1-to-4 Differential/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Diagram

PI6C V Low Skew 1-to-4 Differential/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Diagram Features Pin-to-pin compatible to ICS8533-01 Maximum operation frequency: 800MHz 4 pair of differential LVPECL outputs Selectable differential CLK and PCLK inputs CLK, n CLK pair accepts LVDS, LVPECL,

More information

PI6C High Performance LVPECL Fanout Buffer. Features. Description. Applications. Pin Configuration (20-Pin TSSOP) Block Diagram

PI6C High Performance LVPECL Fanout Buffer. Features. Description. Applications. Pin Configuration (20-Pin TSSOP) Block Diagram Features ÎÎ4 LVPECL outputs ÎÎUp to 1.5GHz output frequency ÎÎUltra low additive phase jitter: < 0.03 ps (typ) (differential 156.25MHz, 12KHz to 20MHz integration range) ÎÎTwo selectable inputs ÎÎLow delay

More information

PI6C V/3.3V, 500 MHz Twelve 2-to-1 Differential LVPECL Clock Multiplexer. Description. Features. Block Diagram.

PI6C V/3.3V, 500 MHz Twelve 2-to-1 Differential LVPECL Clock Multiplexer. Description. Features. Block Diagram. LVPECL Clock Multiplexer Features Pin-to-pin compatible to ICS85352I F MAX 500 MHz Propagation Delay < 4ns Output-to-output skew < 100ps 12 pairs of differential LVPECL outputs Selectable differential

More information

Description Q0+ Q0- Q1+ Q1- Q2+ Q2- VDD Q3+ Q3- Q4+ Q4- CLK_SEL CLK0. nclk0 Q5+ Q5- SYNC_OE Q6+ Q6- CLK1. nclk1 Q7+ Q7- VEE Q8+ Q8- Q9+ Q9-

Description Q0+ Q0- Q1+ Q1- Q2+ Q2- VDD Q3+ Q3- Q4+ Q4- CLK_SEL CLK0. nclk0 Q5+ Q5- SYNC_OE Q6+ Q6- CLK1. nclk1 Q7+ Q7- VEE Q8+ Q8- Q9+ Q9- LVPECL Fanout Buffer with Sync OE Features ÎÎF MAX < 1.5GHz ÎÎ10 pairs of differential LVPECL/ ECL outputs ÎÎLow additive jitter, < 0.03ps (typ) ÎÎSelectable differential input pairs with single ended

More information

2.5V/3.3V 500MHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux

2.5V/3.3V 500MHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux 2.5V/3.3V 500MHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux Features F MAX = 500MHz 10 pairs of differential LVPECL outputs Low additive jitter,

More information

PI6LC48P25104 Single Output LVPECL Clock Generator

PI6LC48P25104 Single Output LVPECL Clock Generator Features ÎÎSingle differential LPECL output ÎÎOutput frequency range: 145MHz to 187.5MHz ÎÎRMS phase jitter @ 156.25MHz, using a 25MHz crystal (12kHz - 20MHz): 0.3ps (typical) ÎÎFull 3.3 or 2.5 supply

More information

Description. Applications

Description. Applications High Performance HCSL Fanout Buffer Features ÎÎ2 HCSL outputs ÎÎUp to 250MHz output frequency ÎÎUltra low additive phase jitter: < 0.1 ps (typ) ÎÎTwo selectable inputs ÎÎLow delay from input to output

More information

PI6C49X0208. High Performance 1:8 Multi-Voltage CMOS Buffer

PI6C49X0208. High Performance 1:8 Multi-Voltage CMOS Buffer Features 8 single-ended outputs Fanout Buffer Up to 200MHz output frequency Ultra low output additive jitter = 0.01ps (typ.) Selectable reference inputs support Xtal (10~50MHz), singleended and differential

More information

PI6C :4 24MHz Clock Buffer. Description. Features. Applications. Block Diagram. Pin Configuration (16-Pin TSSOP) 16-pin (173 mil) TSSOP

PI6C :4 24MHz Clock Buffer. Description. Features. Applications. Block Diagram. Pin Configuration (16-Pin TSSOP) 16-pin (173 mil) TSSOP Features ÎÎSupport XTAL or Clock input at 24MHz ÎÎFour buffered outputs support V DDO operation ÎÎVery low phase jitter(rms) : < 1.5ps (max) ÎÎVery low additive jitter:

More information

PI6LC48P Output LVPECL Networking Clock Generator

PI6LC48P Output LVPECL Networking Clock Generator Features ÎÎFour differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 156.25MHz, 125MHz, 62.5MHz

More information

PI6LC48P03 3-Output LVPECL Networking Clock Generator

PI6LC48P03 3-Output LVPECL Networking Clock Generator Features ÎÎThree differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 125MHz, 156.25MHz, 312.5MHz,

More information

PI6LC48P Output LVPECL Networking Clock Generator

PI6LC48P Output LVPECL Networking Clock Generator Features ÎÎThree differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 125MHz, 156.25MHz, 312.5MHz,

More information

PI6C V/3.3V 1.5GHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux /Q4 /Q5 /Q6 /Q3

PI6C V/3.3V 1.5GHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux /Q4 /Q5 /Q6 /Q3 LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux Features ÎÎF MAX < 1.5GHz ÎÎ10 pairs of differential LVPECL outputs ÎÎLow additive jitter, < 0.03ps (typ) ÎÎSelectable differential input pairs

More information

PI6CL V/1.5V, 200MHz, 1:4 Networking Clock Buffer. Features. Description. Pin Description

PI6CL V/1.5V, 200MHz, 1:4 Networking Clock Buffer. Features. Description. Pin Description Features High-speed, low-noise, non-inverting 1:4 buffer Maximum Frequency up to 200 MHz Low output skew < 100ps Low propagation delay < 3.5ns Optimized duty cycle 3.3 tolerent input 1.2 or 1.5 supply

More information

PI6C4511. PLL Clock Multiplier. Features. Description. Block Diagram. PLL Clock Synthesis and Control Circuit. Output Buffer. Crystal Oscillator

PI6C4511. PLL Clock Multiplier. Features. Description. Block Diagram. PLL Clock Synthesis and Control Circuit. Output Buffer. Crystal Oscillator Features ÎÎZero ppm multiplication error ÎÎInput crystal frequency range: 5-30MHz ÎÎInput clock frequency range: 2-50MHz ÎÎOutput clock frequencies up to 200MHz ÎÎPeriod jitter 150ps ÎÎ9 selectable frequencies

More information

PI5C Bit Bus Switch with Individual Enables A 1 B 1 GND. Features. Description. Pin Configuration. Block Diagram.

PI5C Bit Bus Switch with Individual Enables A 1 B 1 GND. Features. Description. Pin Configuration. Block Diagram. 2-Bit Bus Switch with Individual Enables Features Near-Zero propagation delay 5Ω switches connect inputs to outputs Direct bus connection when switches are ON Ultra Low Quiescent Power (0.2μA typical)

More information

PI6LC48P0201A 2-Output LVPECL Networking Clock Generator

PI6LC48P0201A 2-Output LVPECL Networking Clock Generator Features ÎÎTwo differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 62.5MHz, 125MHz, 156.25MHz

More information

PI6LC48P03A 3-Output LVPECL Networking Clock Generator

PI6LC48P03A 3-Output LVPECL Networking Clock Generator Features ÎÎThree differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 125MHz, 156.25MHz, 312.5MHz,

More information

Low Skew, 1-To-4, Crystal Oscillator/LVCMOS-To-3.3V LVPECL Fanout Buffer

Low Skew, 1-To-4, Crystal Oscillator/LVCMOS-To-3.3V LVPECL Fanout Buffer Low Skew, 1-To-4, Crystal Oscillator/LVCMOS-To-3.3V LVPECL Fanout Buffer ICS8535I-31 General Description The ICS8535I-31 is a low skew, high performance ICS 1-to-4 3.3V Crystal Oscillator/LVCMOS-to-3.3V

More information

Low Skew, 1-to-6, Crystal-to-LVDS Fanout Buffer ICS DATA SHEET. General Description. Features. Block Diagram. Pin Assignment ICS

Low Skew, 1-to-6, Crystal-to-LVDS Fanout Buffer ICS DATA SHEET. General Description. Features. Block Diagram. Pin Assignment ICS Low Skew, 1-to-6, Crystal-to-LVDS Fanout Buffer ICS8546-01 DATA SHEET General Description The ICS8546-01 is a low skew, high performance 1-to-6 Crystal Oscillator-to-LVDS Fanout Buffer. The ICS8546-01

More information

FEATURES 2:1 single-ended multiplexer Q nominal output impedance: 15Ω (V DDO BLOCK DIAGRAM PIN ASSIGNMENT 2:1, SINGLE-ENDED MULTIPLEXER ICS83052I

FEATURES 2:1 single-ended multiplexer Q nominal output impedance: 15Ω (V DDO BLOCK DIAGRAM PIN ASSIGNMENT 2:1, SINGLE-ENDED MULTIPLEXER ICS83052I ICS8305I GENERAL DESCRIPTION The ICS8305I is a low skew, :1, Single-ended ICS Multiplexer and a member of the HiPerClockS family of High Performance Clock Solutions from IDT HiPerClockS The ICS8305I has

More information

PIN ASSIGNMENT. Q0 nq0. Q1 nq1. Q2 nq2. Q3 nq3

PIN ASSIGNMENT. Q0 nq0. Q1 nq1. Q2 nq2. Q3 nq3 DIFFERENTIAL-TO-HSTL FANOUT BUFFER DATA SHEET GENERAL DESCRIPTION The is a low skew, high performance 1-to-4 Differential-to-HSTL fanout buffer ICS and a member of the family of High Performance Clock

More information

PI6LC48P0301A 3-Output LVPECL Networking Clock Generator

PI6LC48P0301A 3-Output LVPECL Networking Clock Generator Features ÎÎThree differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 125MHz, 156.25MHz, 312.5MHz,

More information

PI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram

PI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram Features ÎÎPCIe 3.0 compliant à à PCIe 3.0 Phase jitter - 0.45ps RMS (High Freq. Typ.) ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz crystal or clock input frequency ÎÎHCSL outputs, 0.8V

More information

ICS83056I-01. General Description. Features. Block Diagram. Pin Assignment 6-BIT, 2:1, SINGLE-ENDED LVCMOS MULTIPLEXER ICS83056I-01

ICS83056I-01. General Description. Features. Block Diagram. Pin Assignment 6-BIT, 2:1, SINGLE-ENDED LVCMOS MULTIPLEXER ICS83056I-01 ICS83056I-01 General Description The ICS83056I-01 is a 6-bit, :1, Single-ended ICS LVCMOS Multiplexer and a member of the HiPerClockS HiPerClockS family of High Performance Clock Solutions from IDT. The

More information

PI5C Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description. Truth Table (1) Pin Name Description

PI5C Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description. Truth Table (1) Pin Name Description Features ÎÎNear-Zero propagation delay ÎÎ5-ohm switches connect inputs to outputs ÎÎDirect bus connection when switches are on ÎÎUltra Low Quiescent Power (0.2μA typical) Ideally suited for notebook applications

More information

PI6C49X0204B Low Skew, 1-TO-4 LVCMOS/LVTTL Fanout Buffer Features Description Block Diagram Pin Assignment

PI6C49X0204B Low Skew, 1-TO-4 LVCMOS/LVTTL Fanout Buffer Features Description Block Diagram Pin Assignment Low Skew, 1-TO-4 LVCMOS/LVTTL Fanout Buffer Features Four LVCMOS / LVTTL outputs LVCMOS / LVTTL clock input CLK can accept the following input levels: LVCMOS, LVTTL Maximum output frequency: Additive phase

More information

7 ICS LOW SKEW, 1-TO-16 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

7 ICS LOW SKEW, 1-TO-16 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER GENERAL DESCRIPTION The is a low skew, 1-to-16 Differential-to-3.3 LPECL Fanout Buffer and a mem- ICS HiPerClockS ber of the HiPerClockS family of High Performance Clock Solutions from ICS. The, n pair

More information

Description. Applications. ÎÎNetworking systems ÎÎEmbedded systems ÎÎOther systems

Description. Applications. ÎÎNetworking systems ÎÎEmbedded systems ÎÎOther systems Features ÎÎ3.3V ±10% supply voltage ÎÎ25MHz XTAL or reference clock input ÎÎFive PCIe 2.0 Compliant 100MHz selectable HCSL outputs with -0.5% spread default is spread off ÎÎTwo 25MHz LVCMOS output ÎÎIndustrial

More information

Low Voltage/Low Skew, 1:4 PCI/PCI-X Zero Delay Clock Generator

Low Voltage/Low Skew, 1:4 PCI/PCI-X Zero Delay Clock Generator Low oltage/low Skew, 1:4 PCI/PCI-X 87604I DATA SHEET GENERAL DESCRIPTION The 87604I is a 1:4 PCI/PCI-X Clock Generator. The 87604I has a selectable REF_IN or crystal input. The REF_IN input accepts LCMOS

More information

ICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET

ICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET DATASHEET ICS558A-02 Description The ICS558A-02 accepts a high-speed LVHSTL input and provides four CMOS low skew outputs from a selectable internal divider (divide by 3, divide by 4). The four outputs

More information

PI6CX201A. 25MHz Jitter Attenuator. Features

PI6CX201A. 25MHz Jitter Attenuator. Features Features PLL with quartz stabilized XO Optimized for MHz input/output frequency Other frequencies available Low phase jitter less than 30fs typical Free run mode ±100ppm Single ended input and outputs

More information

PRELIMINARY PIN ASSIGNMENT VDD. nq0. CLK nclk. nq1 CLK_SEL. PCLK npclk. nq2 GND. Q3 nq3 CLK_EN. Q4 nq4. Q5 nq5. nq6. nq7. nq8

PRELIMINARY PIN ASSIGNMENT VDD. nq0. CLK nclk. nq1 CLK_SEL. PCLK npclk. nq2 GND. Q3 nq3 CLK_EN. Q4 nq4. Q5 nq5. nq6. nq7. nq8 DIFFERENTIAL-TO-HSTL FANOUT BUFFER DATA SHEET GENERAL DESCRIPTION The is a low skew, 1-to-9 Differentialto-HSTL Fanout Buffer and a member of the ICS family of High Performance Clock Solutions from ICS.

More information

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch Features Near-Zero propagation delay 5Ω switches connect inputs to outputs Direct bus connection when switches are ON ESD Protection up to 2kV HBM Ultra Low Quiescent Power (0.2μA typical) Ideally suited

More information

PI6LC4830. HiFlex TM Network Clock Generator. Features. Description. Pin Configuration. Block Diagram

PI6LC4830. HiFlex TM Network Clock Generator. Features. Description. Pin Configuration. Block Diagram IN_SEL PI6LC4830 Features ÎÎ3.3V supply voltage ÎÎ3 HCSL and 1 LVCMOS 100MHz outputs with OE/ function ÎÎ1 LVCMOS 100/50MHz selectable ÎÎ25MHz crystal or differential input ÎÎLow 1ps RMS max integrated

More information

GENERAL DESCRIPTION PIN ASSIGNMENT BLOCK DIAGRAM Data Sheet. 1/ 2 Differential-to-LVDS Clock Generator

GENERAL DESCRIPTION PIN ASSIGNMENT BLOCK DIAGRAM Data Sheet. 1/ 2 Differential-to-LVDS Clock Generator 1/ 2 Differential-to-LDS Clock Generator 87421 Data Sheet PRODUCT DISCONTUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017 GENERAL DESCRIPTION The 87421I is a high performance 1/ 2 Differential-to-LDS

More information

CLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1

CLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1 19-2575; Rev 0; 10/02 One-to-Four LVCMOS-to-LVPECL General Description The low-skew, low-jitter, clock and data driver distributes one of two single-ended LVCMOS inputs to four differential LVPECL outputs.

More information

3.3V LVPECL 1:4. Features. Description. Block Diagram AK8181D

3.3V LVPECL 1:4. Features. Description. Block Diagram AK8181D Preliminary 3.3V LVPECL 1:4 Clock Fanout Buffer AK8181D Features Four differential 3.3V LVPECL outputs Selectable differential PCLK0p/n or LVPECL clock inputs PCLK0p/n pair can accept the following differential

More information

PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description

PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description Features Zero ppm multiplication error Input crystal frequency of 5-30 MHz Input clock frequency of - 50 MHz Output clock frequencies up to 200 MHz Peak to Peak Jitter less than 200ps over 200ns interval

More information

FemtoClock Crystal-to-LVDS Clock Generator

FemtoClock Crystal-to-LVDS Clock Generator FemtoClock Crystal-to-LDS Clock Generator 844021-01 DATA SHEET GENERAL DESCRIPTION The 844021-01 is an Ethernet Clock Generator. The 844021-01 uses an 18pF parallel resonant crystal over the range of 24.5MHz

More information

3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX

3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX 3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX FEATURES High-speed 1:4 PECL/ECL fanout buffer 2:1 multiplexer input Guaranteed AC parameters over temp/voltage: > 2.5GHz f MAX (toggle) < 225ps

More information

Features. Applications

Features. Applications PCIe Fanout Buffer 267MHz, 8 HCSL Outputs with 2 Input MUX PrecisionEdge General Description The is a high-speed, fully differential 1:8 clock fanout buffer optimized to provide eight identical output

More information

PI6C :8 Clock Driver for Intel PCI Express Chipsets. Description. Features. Pin Configuration. Block Diagram

PI6C :8 Clock Driver for Intel PCI Express Chipsets. Description. Features. Pin Configuration. Block Diagram Features Eight Pairs of Differential Clocks Low skew < 50ps Low Cycle-to-cycle jitter < 50ps Output Enable for all outputs Outputs Tristate control via SMBus Power Management Control Programmable PLL Bandwidth

More information

ICS83021I. Features. General Description. Pin Assignment. Block Diagram 1-TO-1 DIFFERENTIAL- TO-LVCMOS/LVTTL TRANSLATOR

ICS83021I. Features. General Description. Pin Assignment. Block Diagram 1-TO-1 DIFFERENTIAL- TO-LVCMOS/LVTTL TRANSLATOR 1-TO-1 DIFFERENTIAL- TO-LVCMOS/LVTTL TRANSLATOR General Description The is a 1-to-1 Differential-to-LVCMOS/ ICS LVTTL Translator and a member of the HiPerClockS HiPerClockS family of High Performance Clock

More information

PI90LV031A PI90LV027A PI90LV017A. 3V LVDS High-Speed Differential Line Drivers. Description. Features PI90LV027A PI90LV031A PI90LV017A

PI90LV031A PI90LV027A PI90LV017A. 3V LVDS High-Speed Differential Line Drivers. Description. Features PI90LV027A PI90LV031A PI90LV017A PI90LV03A PI90LV027A PI90LV07A 3V LVDS High-Speed Differential Line Drivers Features Signaling Rates >400Mbps (200 MHz) Single 3.3V Power Supply Design ±30mV Differential Swing Maximum Differential Skew

More information

FEATURES Four-bit, 2:1 single-ended multiplexer Nominal output impedance: 15Ω (V PIN ASSIGNMENT BLOCK DIAGRAM

FEATURES Four-bit, 2:1 single-ended multiplexer Nominal output impedance: 15Ω (V PIN ASSIGNMENT BLOCK DIAGRAM 4-Bit, 2:1, Single-Ended Multiplexer 83054I-01 Datasheet GENEAL DESCIPTION The 83054I-01 is a 4-bit, 2:1, Single-ended Multiplexer and a member of the family of High Performance Clock Solutions from IDT.

More information

Features. Applications

Features. Applications 267MHz 1:2 3.3V HCSL/LVDS Fanout Buffer PrecisionEdge General Description The is a high-speed, fully differential 1:2 clock fanout buffer with a 2:1 input MUX optimized to provide two identical output

More information

Low Skew, 1-to-4 Differential-to-3.3V LVPECL Fanout Buffer

Low Skew, 1-to-4 Differential-to-3.3V LVPECL Fanout Buffer Low Skew, 1-to-4 Differential-to- LVPECL Fanout Buffer 8533I-01 DATA SHEET GENERAL DESCRIPTION The 8533I-01 is a low skew, high performance 1-to-4 Differential-to- LVPECL Fanout Buffer. The 8533I-01 has

More information

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram.

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram. Features Near-Zero propagation delay 5-ohm switches connect inputs to outputs High Bandwidth Operation (>400 MHz) Permits Hot Insertion 5V I/O Tolerant Rail-to-Rail 3.3V or 2.5V Switching 2.5V Supply Voltage

More information

FemtoClock Crystal-to-3.3V LVPECL Frequency Synthesizer

FemtoClock Crystal-to-3.3V LVPECL Frequency Synthesizer FemtoClock Crystal-to-3.3 LPECL Frequency Synthesizer 8430252I-45 DATASHEET GENERAL DESCRIPTION The 8430252I-45 is a 2 output LPECL and LCMOS/LTTL Synthesizer optimized to generate Ethernet reference clock

More information

PI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)

PI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP) PCIe.0 Clock Generator with HCSL Outputs for Automotive Applications Features ÎÎPCIe.0 compliant à à Phase jitter -.1ps RMS (typ) ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz crystal

More information

MM74HC86 Quad 2-Input Exclusive OR Gate

MM74HC86 Quad 2-Input Exclusive OR Gate MM74HC86 Quad 2-Input Exclusive OR Gate Features Typical Propagation Delay: 9ns Wide Operating oltage Range: 2 6 Low Input Current: 1mA Maximum Low Quiescent Current: 20mA Max. (74 Series) Output Drive

More information

PI6CV

PI6CV for 2.5 R-SDRAM Memory Product Features PLL clock distribution optimized for Double Data Rate SDRAM applications. Distributes one differential clock input pair to ten differential clock output pairs. Inputs

More information

ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET DATASHEET Description The is a low cost frequency generator designed to support networking and PCI applications. Using analog/digital Phase Locked-Loop (PLL) techniques, the device uses a standard fundamental

More information

BLOCK DIAGRAM PIN ASSIGNMENTS. 8302I-01 Datasheet. Low Skew, 1-to-2 LVCMOS / LVTTL Fanout Buffer W/ Complementary Output

BLOCK DIAGRAM PIN ASSIGNMENTS. 8302I-01 Datasheet. Low Skew, 1-to-2 LVCMOS / LVTTL Fanout Buffer W/ Complementary Output Low Skew, 1-to-2 LVCMOS / LVTTL Fanout Buffer W/ Complementary Output 8302I-01 Datasheet DESCRIPTION The 8302I-01 is a low skew, 1-to-2 LVCMOS/LVTTL Fanout Buffer w/complementary Output. The 8302I-01 has

More information

SM Features. General Description. Applications. Block Diagram

SM Features. General Description. Applications. Block Diagram ClockWorks 10GbE (156.25MHz, 312.5MHz), Ultra-Low Jitter, LVPECL Frequency Synthesizer General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely low-noise

More information

PL V-3.3V Low-Skew 1-4 Differential PECL Fanout Buffer

PL V-3.3V Low-Skew 1-4 Differential PECL Fanout Buffer -48 FEATURES Four differential 2.5V/3.3V LVPECL output pairs. Output Frequency: 1GHz. Two selectable differential input pairs. Translates any standard single-ended or differential input format to LVPECL

More information

ICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET DATASHEET ICS660 Description The ICS660 provides clock generation and conversion for clock rates commonly needed in digital video equipment, including rates for MPEG, NTSC, PAL, and HDTV. The ICS660 uses

More information

PI6C PCI Express Clock. Product Features. Description. Block Diagram. Pin Configuration

PI6C PCI Express Clock. Product Features. Description. Block Diagram. Pin Configuration Product Features ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz input frequency ÎÎHCSL outputs, 0.7V Current mode differential pair ÎÎJitter 60ps cycle-to-cycle (typ) ÎÎSpread of ±0.5%,

More information

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch Features Near-Zero propagation delay 5Ω switches connect inputs to outputs Direct bus connection when switches are ON Ultra Low Quiescent Power (0.2µA typical) Ideally suited for notebook applications

More information

PI3B V, Synchronous 16-Bit to 32-Bit FET Mux/DeMux NanoSwitch. Description. Features. Pin Configuration. Block Diagram.

PI3B V, Synchronous 16-Bit to 32-Bit FET Mux/DeMux NanoSwitch. Description. Features. Pin Configuration. Block Diagram. PI363 3.3, Synchronous 6-it to 3-it FET Mux/DeMux NanoSwitch Features Near-Zero propagation delay. Ω Switches Connect etween Two Ports Packaging: - -pin 40mil Wide Thin Plastic TSSOP (A) - -pin 300mil

More information

Description. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz

Description. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz PT7C4512 Features Description Zero ppm multiplication error This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz generate a high quality, high frequency clock outputs

More information

ICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

ICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET DATASHEET Description The generates four high-quality, high-frequency clock outputs. It is designed to replace multiple crystals and crystal oscillators in networking applications. Using ICS patented Phase-Locked

More information

ICS LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER. Features. Description. Block Diagram INA INB SELA

ICS LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER. Features. Description. Block Diagram INA INB SELA BUFFER Description The ICS552-02 is a low skew, single-input to eightoutput clock buffer. The device offers a dual input with pin select for glitch-free switching between two clock sources. It is part

More information

PI6C49X0204A. Low Skew 1 TO 4 Clock Buffer. Features. Description. Block Diagram. Pin Assignment

PI6C49X0204A. Low Skew 1 TO 4 Clock Buffer. Features. Description. Block Diagram. Pin Assignment Features ÎÎLow skew outputs (250 ps) ÎÎPackaged in 8-pin SOIC ÎÎLow power CMOS technology ÎÎOperating Voltages of 1.5 V to 3.3 V ÎÎOutput Enable pin tri-states outputs ÎÎ3.6 V tolerant input clock ÎÎIndustrial

More information

PI3HDMI412FT. 4-Differential Channel, 2:1 Mux/DeMux, DVI/HDMI Compliant Signal Switch with Flow-through Pin Out

PI3HDMI412FT. 4-Differential Channel, 2:1 Mux/DeMux, DVI/HDMI Compliant Signal Switch with Flow-through Pin Out Features 4-Differential Channel 2:1 Mux/DeMux DVI, HDMI rev 1.1, and HDMI rev 1.2 signal compatible -3dB BW = 1.5 GHz (3.0Gbps) Crosstalk: -35dB@1.65Gbps Switching speed: 4ns Isolation: -37dB@1.65Gbps

More information

PI3C V/3.3V, High Bandwidth, Hot Insertion 10-Bit, 2-Port, Bus Switch

PI3C V/3.3V, High Bandwidth, Hot Insertion 10-Bit, 2-Port, Bus Switch 2.5V/3., High Bandwidth, Hot Insertion Features Near-Zero propagation delay 5-ohm switches connect inputs to outputs High Bandwidth (>400 MHz) Permits Hot Insertion. Rail-to-Rail, 3. or 2.5V ing 5V I/O

More information

FEATURES PIN ASSIGNMENT

FEATURES PIN ASSIGNMENT Low Skew, 1-to-4, Differential/LCMOS-to- 0.7 HCSL Fanout Buffer 85104I Data Sheet GENERAL DESCRIPTION The 85104I is a low skew, high performance 1-to-4 Differential/ LCMOS-to-0.7 HCSL Fanout Buffer. The

More information

ICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET

ICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET DATASHEET ICS601-01 Description The ICS601-01 is a low-cost, low phase noise, high-performance clock synthesizer for applications which require low phase noise and low jitter. It is IDT s lowest phase

More information

NB3N853531E. 3.3 V Xtal or LVTTL/LVCMOS Input 2:1 MUX to 1:4 LVPECL Fanout Buffer

NB3N853531E. 3.3 V Xtal or LVTTL/LVCMOS Input 2:1 MUX to 1:4 LVPECL Fanout Buffer 3.3 V Xtal or LVTTL/LVCMOS Input 2:1 MUX to 1:4 LVPECL Fanout Buffer Description The NB3N853531E is a low skew 3.3 V supply 1:4 clock distribution fanout buffer. An input MUX selects either a Fundamental

More information

PI5C16861 PI5C (25Ω) 20-Bit, 2-Port Bus Switch

PI5C16861 PI5C (25Ω) 20-Bit, 2-Port Bus Switch PI5C8 PI5C28 (25Ω) Features Near-Zero propagation delay 5Ω or 25Ω switches connect inputs to outputs Direct bus connection when switches are ON 32X384 function with flow through pinout make board layout

More information

ICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET DATASHEET ICS502 Description The ICS502 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output and a reference from a lower frequency crystal or clock input. The

More information

Low Skew, 1-to-6, Differential-to- 2.5V, 3.3V LVPECL/ECL Fanout Buffer

Low Skew, 1-to-6, Differential-to- 2.5V, 3.3V LVPECL/ECL Fanout Buffer Low Skew, 1-to-6, Differential-to- 2.5V, LVPECL/ECL Fanout Buffer ICS853S006I DATA SHEET General Description The ICS853S006I is a low skew, high performance 1-to-6 Differential-to-2.5V/ LVPECL/ECL Fanout

More information

PI5C3384 PI5C3384C PI5C32384 (25Ω)

PI5C3384 PI5C3384C PI5C32384 (25Ω) PI5C3384 PI5C3384C PI5C32384 (25Ω) 0-Bit, 2-Port Bus Switch Features: Near-Zero propagation delay Low noise, 25Ω version (PI5C32384) 5Ω switches connect inputs to outputs (PI5C3384) Direct bus connection

More information

DS1090 OUTPUT FREQUENCY RANGE PIN- PACKAGE PART PRESCALER

DS1090 OUTPUT FREQUENCY RANGE PIN- PACKAGE PART PRESCALER Rev ; / PART OUTPUT FREQUENCY RANGE PRESCALER * PIN- PACKAGE U-1 MHz to MHz 1 µsop U-2* 2MHz to MHz 2 µsop U-* 1MHz to 2MHz µsop U-* 5kHz to 1MHz µsop U-16 U-32* 25kHz to 5kHz 125kHz to 25kHz 16 µsop 32

More information

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch PI5C3384 PI5C3384C 0-Bit, 2-Port Bus Switch Features: Near-Zero propagation delay 5Ω switches connect inputs to outputs Direct bus connection when switches are ON Ultra-low quiescent power (0.2μA typical)

More information

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET DATASHEET Description The is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. IDT introduced

More information

PI6C

PI6C PIC0 2345789023457890234578902234578902345789023457890223457890234578902345789022345789023457890234578902234578902 Product Features Four synchronous outputs Selectable divider/multiplier Output Enable

More information

Description IA 3 IA 2 IA 1 GND. Truth Table (1) H X X Hi-Z Disable S 0-1. L L L I0 S1-0 = 0 L L H I1 S1-0 = 1 Y A to Y B

Description IA 3 IA 2 IA 1 GND. Truth Table (1) H X X Hi-Z Disable S 0-1. L L L I0 S1-0 = 0 L L H I1 S1-0 = 1 Y A to Y B Features Near-Zero propagation delay 5Ω switches connect inputs to outputs High signal passing bandwidth (300MHz) Beyond Rail-to-Rail switching 5V I/O tolerant with 3.3V supply 2.5V and 3.3V supply voltage

More information

3.3V DIFFERENTIAL LVPECL/CML/LVDS-to-LVTTL TRANSLATOR

3.3V DIFFERENTIAL LVPECL/CML/LVDS-to-LVTTL TRANSLATOR 3.3V DIFFERENTIAL LVPECL/CML/LVDS-to-LVTTL TRANSLATOR FEATURES 3.3V power supply 1.9ns typical propagation delay 275MHz f MAX Differential LVPECL/CML/LVDS inputs 24mA LVTTL outputs Flow-through pinouts

More information

PI5V330S. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features. Description. Block Diagram. Pin Configuration.

PI5V330S. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features. Description. Block Diagram. Pin Configuration. Features High-performance solution to switch between video sources Wide bandwidth: 570 MHz (typical) Low On-Resistance: 5Ω (typical) Low crosstalk at 10 MHz: 80dB Ultra-low quiescent power (0.1µA typical)

More information

ICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET

ICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET DATASHEET ICS553 Description The ICS553 is a low skew, single input to four output, clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest skew, small clock buffer. See the ICS552-02 for

More information

PI6LC48S25A Next Generation HiFlex TM Ethernet Network Clock Generator

PI6LC48S25A Next Generation HiFlex TM Ethernet Network Clock Generator Features ÎÎ3.3V & 2.5V supply voltage ÎÎCrystal/CMOS input: 25 MHz ÎÎDifferential input: 25MHz, 125MHz, and 156.25 MHz ÎÎOutput frequencies: 312.5, 156.25, 125, 100, 50, 25MHz ÎÎ4 Output banks with selectable

More information

MK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

MK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal DATASHEET LOW PHASE NOISE T1/E1 CLOCK ENERATOR MK1581-01 Description The MK1581-01 provides synchronization and timing control for T1 and E1 based network access or multitrunk telecommunication systems.

More information

ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER. Description. Features. Block Diagram DATASHEET

ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER. Description. Features. Block Diagram DATASHEET DATASHEET ICS2304NZ-1 Description The ICS2304NZ-1 is a high-performance, low skew, low jitter PCI/PCI-X clock driver. It is designed to distribute high-speed signals in PCI/PCI-X applications operating

More information

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET DATASHEET ICS670-04 Description The ICS670-04 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. It is identical

More information

SM Features. General Description. Applications. Block Diagram. ClockWorks GbE (125MHz) Ultra-Low Jitter, LVPECL Frequency Synthesizer

SM Features. General Description. Applications. Block Diagram. ClockWorks GbE (125MHz) Ultra-Low Jitter, LVPECL Frequency Synthesizer ClockWorks GbE (125MHz) Ultra-Low Jitter, LVPECL Frequency Synthesizer General Description The is a member of the ClockWorks family of devices from Micrel and provides an extremely low-noise timing solution

More information

Features. Applications

Features. Applications Ultra-Precision, 8:1 MUX with Internal Termination and 1:2 LVPECL Fanout Buffer Precision Edge General Description The is a low-jitter, low-skew, high-speed 8:1 multiplexer with a 1:2 differential fanout

More information

ICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET DATASHEET ICS511 Description The ICS511 LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands

More information

NOT RECOMMENDED FOR NEW DESIGNS. 3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER

NOT RECOMMENDED FOR NEW DESIGNS. 3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER NOT RECOMMENDED FOR NEW DESIGNS Micrel, Inc. 3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER FEATURES 2:1 PECL/ECL multiplexer Guaranteed AC-performance over temperature/ voltage >3GHz f MAX (toggle)

More information

3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER

3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER 3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER FEATURES Dual, fully differential 2:1 PECL/ECL multiplexer Guaranteed AC parameters over temperature/ voltage: > 3GHz f MAX (toggle) < 100ps within

More information

500MHz TTL/CMOS Potato Chip

500MHz TTL/CMOS Potato Chip FEATURES:. Patent pending technology. Max input frequency > 1GHz. Operating frequency up to 500MHz with 2pf load. Operating frequency up to 450MHz with 5pf load. Operating frequency up to 300MHz with 15pf

More information

ICS2510C. 3.3V Phase-Lock Loop Clock Driver. Integrated Circuit Systems, Inc. General Description. Pin Configuration.

ICS2510C. 3.3V Phase-Lock Loop Clock Driver. Integrated Circuit Systems, Inc. General Description. Pin Configuration. Integrated Circuit Systems, Inc. ICS250C 3.3V Phase-Lock Loop Clock Driver General Description The ICS250C is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology

More information

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET DATASHEET ICS670-02 Description The ICS670-02 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. Part of IDT

More information

XCO FAST TURNAROUND CLOCK OSCILLATOR HIGH FREQUENCY, LOW JITTER CLOCK OSCILLATOR FEATURES + DESCRIPTION SELECTOR GUIDE LVCMOS LVDS LVPECL

XCO FAST TURNAROUND CLOCK OSCILLATOR HIGH FREQUENCY, LOW JITTER CLOCK OSCILLATOR FEATURES + DESCRIPTION SELECTOR GUIDE LVCMOS LVDS LVPECL XCO FAST TURNAROUND DESCRIPTION FEATURES + The XCO clock series is a cutting edge family of low to high frequency, low jitter output, single or multi - frequency clock oscillators. The XCO clocks are available

More information

PRELIMINARY LOW SKEW, 2-TO-4 LVCMOS/LVTTL-TO-LVPECL/ECL CLOCK MULTIPLEXER VCC PIN ASSIGNMENT. Q0 nq0. Q1 nq1. Q3 nq3

PRELIMINARY LOW SKEW, 2-TO-4 LVCMOS/LVTTL-TO-LVPECL/ECL CLOCK MULTIPLEXER VCC PIN ASSIGNMENT. Q0 nq0. Q1 nq1. Q3 nq3 GENERAL DESCRIPTION The is a high speed 2-to-4 LVCMOS/ ICS LVTTL-to-LVPECL/ECL Clock Multiplexer and is HiPerClockS a member of the HiPerClockS family of high performance clock solutions from ICS. The

More information

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential

More information

Features. Applications. Markets

Features. Applications. Markets Low oltage 1.2/1.8 CML 2:1 MUX 3.2Gbps, 2.5GHz General Description The is a fully differential, low voltage 1.2/1.8 CML 2:1 MUX. The can process clock signals as fast as 3.2GHz or data patterns up to 3.2Gbps.

More information

Low Phase Noise, LVPECL VCXO (for 150MHz to 160MHz Fundamental Crystals) FEATURES. * Internal 60KΩ pull-up resistor

Low Phase Noise, LVPECL VCXO (for 150MHz to 160MHz Fundamental Crystals) FEATURES. * Internal 60KΩ pull-up resistor 0.952mm VDD QB PL586-55/-58 FEATURES DIE CONFIGURATION Advanced non multiplier VCXO Design for High Performance Crystal Oscillators Input/Output Range: 150MHz to 160MHz Phase Noise Optimized for 155.52MHz:

More information