FEATURES 2:1 single-ended multiplexer Q nominal output impedance: 15Ω (V DDO BLOCK DIAGRAM PIN ASSIGNMENT 2:1, SINGLE-ENDED MULTIPLEXER ICS83052I
|
|
- Isaac Stewart
- 5 years ago
- Views:
Transcription
1 ICS8305I GENERAL DESCRIPTION The ICS8305I is a low skew, :1, Single-ended ICS Multiplexer and a member of the HiPerClockS family of High Performance Clock Solutions from IDT HiPerClockS The ICS8305I has two selectable single-ended clock inputs and one single-ended clock ouut The ouut has a pin which may be set at 33, 5, or 18, making the device ideal for use in voltage trans-lation applications An ouut enable pin places the ouut in a high impedance state which may be useful for testing or debug The device operates up to 50MHz and is packaged in an 8 TSSOP FEATURES :1 single-ended multiplexer Q nominal ouut impedance: 15Ω ( = 33) ouut frequency: 50MHz Propagation delay: 7ns (maximum), ( = = 33) Input skew: 160 (maximum), ( = = 33) Part-to-part skew: 490 (maximum), ( = = 33) Additive phase jitter, RMS at 1555MHz (1kHz - 0MHz): 018 (typical), ( = = 33) Operating supply modes: / 33/33 33/5 33/18 5/5 5/18-40 C to 85 C ambient operating temperature Available in standard (RoHS 5) and lead-free (RoHS 6) packages BLOCK DIAGRAM PIN ASSIGNMENT CLK0 CLK1 SEL0 OE Q DDO GND CLK1 DD Q SEL0 CLK0 OE ICS8305I 8-Lead TSSOP 440mm x 30mm x 095mm package body G Package Top iew IDT / ICS 1 ICS8305AGI RE B JUNE 5, 008
2 TABLE 1 PIN DESCRIPTIONS NOTE: Number Name 1 GND 3, 6 CLK1, CLK0 4 5 OE 7 SEL0 Type ower ower Description Ouut supply pin Power supply ground P ulldown Single-ended clock inputs LCMOS/LTTL interface levels Positive supply pin Ouut enable When LOW, ouuts are in HIGH impedance P P Input ower P Input Pullup state When HIGH, ouuts are active LCMOS / LTTL interface levels Input Pulldown C lock select input See Table 3 Control Input Function Table LCMOS / LTTL interface levels O Single-ended clock ouut LCMOS/LTTL interface levels P ulldown refer to internal input resistors See Table, Pin Characteristics, for typical values 8 Q uut Pullup a nd TABLE PIN CHARACTERISTICS C IN R R PULLUP PULLDOWN C PD R OUT nput Capacitance nput Pullup Resistor nput Pulldown Resistor p I 4 F I 51 kω I 51 kω = pf Power Dissipation Capacitance (per ouut) DDO = pf = pf Ouut Impedance 15 Ω TABLE 3 CONTROL INPUT FUNCTION TABLE Control Inputs Input Selected to Q SEL0 0 CLK0 1 CLK1 IDT / ICS ICS8305AGI RE B JUNE 5, 008
3 ABSOLUTE MAXIMUM RATINGS Supply oltage, 46 Inputs, I -05 to + 05 Ouuts, O -05 to + 05 Package Thermal Impedance, θ JA 1017 C/W (0 m) Storage Temperature, T STG -65 C to 150 C NOTE: Stresses beyond those listed under Absolute Ratings may cause permanent damage to the device These ratings are stress specifications only Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied Exposure to absolute maximum rating conditions for extended periods may affect product reliability TABLE 4A POWER SUPPLY DC CHARACTERISTICS, = 33±5%, = 33±5%, 5±5% OR 18±5%,TA = -40 C TO 85 C DDO I DD I DDO ore Supply C oltage Ouut Supply oltage Power Supply Current 40 ma Ouut Supply Current 5 ma TABLE 4B POWER SUPPLY DC CHARACTERISTICS, = 5±5%, = 5±5% OR 18±5%, TA = -40 C TO 85 C DDO I DD I DDO ore Supply C oltage Ouut Supply oltage Power Supply Current 36 ma Ouut Supply Current 5 ma IDT / ICS 3 ICS8305AGI RE B JUNE 5, 008
4 TABLE 4C LCMOS/LTTL DC CHARACTERISTICS, TA = -40 C TO 85 C IH IL I IH I IL OH OL Input High oltage Input Low oltage Input High Current Input Low Current Ouut Higholtage Ouut Low oltage CLK0, SEL0 OE CLK0, SEL0 OE CLK1, CLK1, : Ouuts terminated with 50Ω to D D 33 ± 5% D D 5 ± 5% D D 33 ± 5% 5 ± 5 D 0 3 D 0 3 = D + = 1 7 D + = = D D % D D 33 or 5 ± 5% = 150 µ A D D 33 or 5 ± 5% = 5 µ A D D 33 or 5 ± 5% = -5 µ A D D = 33 or 5 ± 5% -150 µ A = 33 ± 5%; 6 = 5 ± 5%; 1 8 = 18 ± 5%; = 33 ± 5%; 0 5 = 5 ± 5%; 045 = 18 ± 5%; 035 / See Measurement section, "Load Circuit" diagrams TABLE 5A AC CHARACTERISTICS, = = 33 ± 5%, TA = -40 C TO 85 C f MAX LH HL uut Frequency Propagation Delay, Low to High; Propagation Delay, High to Low; nput Skew; NOTE art-to-part Skew; NOTE, Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 3 uut Rise/Fall Tim uut Duty Cycle 5 MH O 0 z ns ns t sk(i) I t sk(pp) P MHz, tjit Integration Range: 018 1kHz - 0MHz t R / tf O e 0% to 80% odc O % MUXISOLATION MUX Isolation 45 db : Measured from / of the input to / of the ouut DD NOTE : Defined as skew between ouuts on different devices operating a the same supply voltages and with equal load conditions Using the same type of input on each device, the ouut is measured at / NOTE 3: Driving only one input clock NOTE 4: This parameter is defined in accordance with JEDEC Standard 65 IDT / ICS 4 ICS8305AGI RE B JUNE 5, 008
5 TABLE 5B AC CHARACTERISTICS, = 33 ± 5%, = 5 ± 5%, TA = -40 C TO 85 C f MAX LH HL uut Frequency Propagation Delay, Low to High; Propagation Delay, High to Low; nput Skew; NOTE art-to-part Skew; NOTE, Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 3 uut Rise/Fall Tim uut Duty Cycle 5 MH O 0 z ns ns t sk(i) I t sk(pp) P MHz, tjit Integration Range: 014 1kHz - 0MHz t R / tf O e 0% to 80% odc O % MUXISOLATION MUX Isolation 45 db : Measured from / of the input to / of the ouut DD NOTE : Defined as skew between ouuts on different devices operating a the same supply voltages and with equal load conditions Using the same type of input on each device, the ouut is measured at / NOTE 3: Driving only one input clock NOTE 4: This parameter is defined in accordance with JEDEC Standard 65 TABLE 5C AC CHARACTERISTICS, = 33 ± 5%, = 18 ± 5%, TA = -40 C TO 85 C f MAX LH HL uut Frequency Propagation Delay, Low to High; Propagation Delay, High to Low; nput Skew; NOTE art-to-part Skew; NOTE, Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 3 uut Rise/Fall Tim uut Duty Cycle 5 MH O 0 z ns ns t sk(i) I t sk(pp) P MHz, tjit Integration Range: 016 1kHz - 0MHz t R / tf O e 0% to 80% odc O % MUXISOLATION MUX Isolation 45 db : Measured from / of the input to / of the ouut DD NOTE : Defined as skew between ouuts on different devices operating a the same supply voltages and with equal load conditions Using the same type of input on each device, the ouut is measured at / NOTE 3: Driving only one input clock NOTE 4: This parameter is defined in accordance with JEDEC Standard 65 IDT / ICS 5 ICS8305AGI RE B JUNE 5, 008
6 TABLE 5D AC CHARACTERISTICS, = = 5 ± 5%, TA = -40 C TO 85 C f MAX LH HL uut Frequency Propagation Delay, Low to High; Propagation Delay, High to Low; nput Skew; NOTE art-to-part Skew; NOTE, Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 3 uut Rise/Fall Tim uut Duty Cycle 5 MH O 0 z 7 3 ns 7 3 ns t sk(i) I t sk(pp) P MHz, tjit Integration Range: 0 1kHz - 0MHz t R / tf O e 0% to 80% odc O % MUXISOLATION MUX Isolation 45 db : Measured from / of the input to / of the ouut DD NOTE : Defined as skew between ouuts on different devices operating a the same supply voltages and with equal load conditions Using the same type of input on each device, the ouut is measured at / NOTE 3: Driving only one input clock NOTE 4: This parameter is defined in accordance with JEDEC Standard 65 TABLE 5E AC CHARACTERISTICS, = 5 ± 5%, = 18 ± 5%, TA = -40 C TO 85 C f MAX LH HL uut Frequency Propagation Delay, Low to High; Propagation Delay, High to Low; nput Skew; NOTE art-to-part Skew; NOTE, Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 3 uut Rise/Fall Tim uut Duty Cycle 5 MH O 0 z ns ns t sk(i) I t sk(pp) P MHz, tjit Integration Range: 019 1kHz - 0MHz t R / tf O e 0% to 80% odc O % MUXISOLATION MUX Isolation 45 db : Measured from / of the input to / of the ouut DD NOTE : Defined as skew between ouuts on different devices operating a the same supply voltages and with equal load conditions Using the same type of input on each device, the ouut is measured at / NOTE 3: Driving only one input clock NOTE 4: This parameter is defined in accordance with JEDEC Standard 65 IDT / ICS 6 ICS8305AGI RE B JUNE 5, 008
7 ADDITIE PHASE JITTER The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the dbc Phase Noise This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental This ratio is expressed in decibels (dbm) or a ratio of the power in the 1Hz band to the power in the fundamental When the required offset is specified, the phase noise is called a dbc value, which simply means dbm at a specified offset from the fundamental By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal It is mathematically possible to calculate an expected bit error rate given a phase noise plot SSB PHASE NOISE dbc/hz Additive Phase Jitter (Random) at 1555MHz (1kHz - 0MHz) = 018 (typical) 1k 10k 100k 1M 10M 100M OFFSET FROM CARRIER FREQUENCY (HZ) As with most timing specifications, phase noise measurements have issues The primary issue relates to the limitations of the equipment Often the noise floor of the equipment is higher than the noise floor of the device This is illustrated above The device meets the noise floor of what is shown, but can actually be lower The phase noise is dependant on the input source and measurement equipment IDT / ICS 7 ICS8305AGI RE B JUNE 5, 008
8 PARAMETER MEASUREMENT INFORMATION 165±5% 15±5% SCOPE,, Qx LCMOS LCMOS Qx SCOPE GND GND -165±5% -15±5% 33 CORE/33 OUTPUT LOAD AC TEST CIRCUIT 5 CORE/5 OUTPUT LOAD AC TEST CIRCUIT 05±5% 15±5% 4±5% 09±5% SCOPE SCOPE Qx Qx LCMOS GND LCMOS GND -15±5% -09±5% 33 CORE/5 OUTPUT LOAD AC TEST CIRCUIT 33 CORE/18 OUTPUT LOAD AC TEST CIRCUIT 16±5% 09±5% SCOPE Part 1 Qx Qx LCMOS GND Part Qy tsk(pp) -09±5% 5 CORE/18 OUTPUT LOAD AC TEST CIRCUIT PART-TO-PART SKEW IDT / ICS 8 ICS8305AGI RE B JUNE 5, 008
9 CLK0, CLK1 80% 80% Q 0% Clock Ouuts t R t F 0% LH HL PROPAGATION DELAY OUTPUT RISE/FALL TIME CLKx Q Q t PW t PD1 t PERIOD odc = t PW t PERIOD x 100% CLKy Q t PD tsk(i) = t PD t PD1 INPUT SKEW OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD IDT / ICS 9 ICS8305AGI RE B JUNE 5, 008
10 APPLICATION INFORMATION RECOMMENDATIONS FOR UNUSED INPUT PINS INPUTS: CLK INPUT: For applications not requiring the use of the test clock, it can be left floating Though not required, but for additional protection, a 1kΩ resistor can be tied from the CLK input to ground CONTROL PINS: All control pins have internal pull-u or pull-downs; additional resistance is not required but can be added for additional protection A 1kΩ resistor can be used RELIABILITY INFORMATION TABLE 6 θ JA S AIR FLOW TABLE FOR 8 LEAD TSSOP θ JA by elocity (Meters per Second) Multi-Layer PCB, JEDEC Standard Boards 1017 C/W 905 C/W 898 C/W TRANSISTOR COUNT The transistor count for ICS8305I is: 967 IDT / ICS 10 ICS8305AGI RE B JUNE 5, 008
11 PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP TABLE 7 PACKAGE DIMENSIONS SYMBOL Millimeters N 8 A A A b c D E 640 BASIC E e 065 BASIC L α 0 8 aaa Reference Document: JEDEC Publication 95, MO-153 IDT / ICS 11 ICS8305AGI RE B JUNE 5, 008
12 TABLE 8 ORDERING INFORMATION Part/Order Number Marking Package Shipping Packaging Temperature 8305AGI 05AI 8 lead TSSOP tube -40 C to 85 C 8305AGIT 05AI 8 lead TSSOP 500 tape & reel -40 C to 85 C 8305AGILF 5AIL 8 lead "Lead-Free" TSSOP tube -40 C to 85 C 8305AGILFT 5AIL 8 lead "Lead-Free" TSSOP 500 tape & reel -40 C to 85 C NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use No other circuits, patents, or licenses are implied This product is intended for use in normal commercial and industrial applications Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT IDT reserves the right to change any circuitry or specifications without notice IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments IDT / ICS 1 ICS8305AGI RE B JUNE 5, 008
13 Rev B Table 4A, 4B T8 REISION HISTORY SHEET Page Description of Change Date 3 Power Supply Tables - corrected min/max 8/7/06 1 Ordering Information Table - added lead-free marking 1 Ordering Information Table - corrected lead-free marking 3/16/07 T4B 3 5 Power Supply Table - corrected units for I & I 6/5/08 DD B T8 B IDT / ICS 13 ICS8305AGI RE B JUNE 5, 008
14 Innovate with IDT and accelerate your future networks Contact: wwwidtcom For Sales (inside USA) (outside USA) Fax: wwwidtcom/go/contactidt For Tech Support Corporate Headquarters Integrated Device Technology, Inc 604 Silver Creek alley Road San Jose, CA United States (inside USA) (outside USA) 008 Integrated Device Technology, Inc All rights reserved Product specifications subject to change without notice IDT, the IDT logo, ICS and HiPerClockS are trademarks of Integrated Device Technology, Inc Accelerated Thinking is a service mark of Integrated Device Technology, Inc All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners Printed in USA
ICS83056I-01. General Description. Features. Block Diagram. Pin Assignment 6-BIT, 2:1, SINGLE-ENDED LVCMOS MULTIPLEXER ICS83056I-01
ICS83056I-01 General Description The ICS83056I-01 is a 6-bit, :1, Single-ended ICS LVCMOS Multiplexer and a member of the HiPerClockS HiPerClockS family of High Performance Clock Solutions from IDT. The
More informationFEATURES Four-bit, 2:1 single-ended multiplexer Nominal output impedance: 15Ω (V PIN ASSIGNMENT BLOCK DIAGRAM
4-Bit, 2:1, Single-Ended Multiplexer 83054I-01 Datasheet GENEAL DESCIPTION The 83054I-01 is a 4-bit, 2:1, Single-ended Multiplexer and a member of the family of High Performance Clock Solutions from IDT.
More informationICS83021I. Features. General Description. Pin Assignment. Block Diagram 1-TO-1 DIFFERENTIAL- TO-LVCMOS/LVTTL TRANSLATOR
1-TO-1 DIFFERENTIAL- TO-LVCMOS/LVTTL TRANSLATOR General Description The is a 1-to-1 Differential-to-LVCMOS/ ICS LVTTL Translator and a member of the HiPerClockS HiPerClockS family of High Performance Clock
More informationGENERAL DESCRIPTION FEATURES BLOCK DIAGRAM PIN ASSIGNMENT. 6:1, Single-Ended Multiplexer Data Sheet
6:1, Single-Ended Multiplexer 83056 Data Sheet GENEAL DESCPTON The 83056 is a low skew, 6:1, Single-ended Multiplexer from DT. The 83056 has six selectable singleended clock inputs and one single-ended
More informationICS83032I 75MHZ, 3 RD OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL OUTPUTS. 75MHZ, 3RD OVERTONE Integrated OSCILLATOR W/DUAL ICS83032I
75MHZ, 3RD OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL Systems, OUTPUTS Inc. DATA SHEET GENERAL DESCRIPTION The is a SAS/SATA dual output ICS LVCMOS/LVTTL oscillator and a member of the HiPerClockS HiperClocks
More informationICS87008I LOW SKEW, 1-TO-8 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR
GENERAL DESCRIPTION The ICS87008I is a low skew, 1:8 LCMOS/LTTL Clock Generator. The device has banks of 4 outputs and each bank can be independently selected for 1 or frequency operation. Each bank also
More informationFemtoClock Crystal-to-LVDS Clock Generator
FemtoClock Crystal-to-LDS Clock Generator 844021-01 DATA SHEET GENERAL DESCRIPTION The 844021-01 is an Ethernet Clock Generator. The 844021-01 uses an 18pF parallel resonant crystal over the range of 24.5MHz
More information7 ICS LOW SKEW, 1-TO-16 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
GENERAL DESCRIPTION The is a low skew, 1-to-16 Differential-to-3.3 LPECL Fanout Buffer and a mem- ICS HiPerClockS ber of the HiPerClockS family of High Performance Clock Solutions from ICS. The, n pair
More informationGENERAL DESCRIPTION PIN ASSIGNMENT BLOCK DIAGRAM Data Sheet. 1/ 2 Differential-to-LVDS Clock Generator
1/ 2 Differential-to-LDS Clock Generator 87421 Data Sheet PRODUCT DISCONTUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017 GENERAL DESCRIPTION The 87421I is a high performance 1/ 2 Differential-to-LDS
More informationLow Skew, 1-To-4, Crystal Oscillator/LVCMOS-To-3.3V LVPECL Fanout Buffer
Low Skew, 1-To-4, Crystal Oscillator/LVCMOS-To-3.3V LVPECL Fanout Buffer ICS8535I-31 General Description The ICS8535I-31 is a low skew, high performance ICS 1-to-4 3.3V Crystal Oscillator/LVCMOS-to-3.3V
More information1:2 LVCMOS/LVTTL-to-LVCMOS/LVTTL Zero Delay Buffer for Audio
1: LVCMOS/LVTTL-to-LVCMOS/LVTTL Zero Delay Buffer for Audio ICS8700-05 DATA SHEET General Description The ICS8700-05 is a 1: LVCMOS/LVTTL low phase ICS noise Zero Delay Buffer and is optimized for audio
More informationICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS558A-02 Description The ICS558A-02 accepts a high-speed LVHSTL input and provides four CMOS low skew outputs from a selectable internal divider (divide by 3, divide by 4). The four outputs
More informationLow Skew, 1-to-6, Crystal-to-LVDS Fanout Buffer ICS DATA SHEET. General Description. Features. Block Diagram. Pin Assignment ICS
Low Skew, 1-to-6, Crystal-to-LVDS Fanout Buffer ICS8546-01 DATA SHEET General Description The ICS8546-01 is a low skew, high performance 1-to-6 Crystal Oscillator-to-LVDS Fanout Buffer. The ICS8546-01
More informationBLOCK DIAGRAM PIN ASSIGNMENTS. 8302I-01 Datasheet. Low Skew, 1-to-2 LVCMOS / LVTTL Fanout Buffer W/ Complementary Output
Low Skew, 1-to-2 LVCMOS / LVTTL Fanout Buffer W/ Complementary Output 8302I-01 Datasheet DESCRIPTION The 8302I-01 is a low skew, 1-to-2 LVCMOS/LVTTL Fanout Buffer w/complementary Output. The 8302I-01 has
More informationICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS670-02 Description The ICS670-02 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. Part of IDT
More informationICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS2304NZ-1 Description The ICS2304NZ-1 is a high-performance, low skew, low jitter PCI/PCI-X clock driver. It is designed to distribute high-speed signals in PCI/PCI-X applications operating
More informationFeatures VDD 1 CLK1. Output Divide PLL 2 OE0 GND VDD. IN Transition Detector CLK1 INB. Output Divide PLL 2 OE0 GND
DATASHEET ICS58-0/0 Description The ICS58-0/0 are glitch free, Phase Locked Loop (PLL) based clock multiplexers (mux) with zero delay from input to output. They each have four low skew outputs which can
More informationICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01
DATASHEET ICS542 Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide
More informationICS LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER ICS853011
DIFFERENTIAL-TO-2.5/ LPECL/ECL Systems, FANOUT Inc. BUFFER DATA SHEET GENERAL DESCRIPTION The is a low skew, high performance 1-to-2 Differential-to-2.5/ LPECL/ ICS HiPerClockS ECL Fanout Buffer and a
More informationICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET Description The is a low cost frequency generator designed to support networking and PCI applications. Using analog/digital Phase Locked-Loop (PLL) techniques, the device uses a standard fundamental
More informationICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET ICS662-03 Description The ICS662-03 provides synchronous clock generation for audio sampling clock rates derived from an HDTV stream. The device uses the latest PLL technology to provide superior
More informationPIN ASSIGNMENT. Q0 nq0. Q1 nq1. Q2 nq2. Q3 nq3
DIFFERENTIAL-TO-HSTL FANOUT BUFFER DATA SHEET GENERAL DESCRIPTION The is a low skew, high performance 1-to-4 Differential-to-HSTL fanout buffer ICS and a member of the family of High Performance Clock
More informationICS MHZ, CRYSTAL-TO-LVCMOS / LVTTL FREQUENCY SYNTHESIZER 260MHZ, CRYSTAL-TO-LVCMOS ICS84021
DATA SHEET 260MHZ, CRYSTAL-TO-LCMOS LTTL FREQUENCY SYNTHESIZER GENERAL DESCRIPTION The is a general purpose, Crystal-to- ICS LCMOS/LTTL High Frequency Synthesizer HiPerClockS and a member of the HiPerClockS
More informationICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET Description The is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. IDT introduced
More informationLOW PHASE NOISE CLOCK MULTIPLIER. Features
DATASHEET Description The is a low-cost, low phase noise, high performance clock synthesizer for applications which require low phase noise and low jitter. It is IDT s lowest phase noise multiplier. Using
More informationGENERAL DESCRIPTION The ICS is a high performance Differential-to-LVDS FEATURES BLOCK DIAGRAM PIN ASSIGNMENT ICS
ICS874003-02 GENERAL DESCRIPTION The ICS874003-02 is a high performance Differential-to-LDS Jitter Attenuator designed for ICS HiPerClockS use in PCI Express systems. In some PCI Express systems, such
More informationLow Skew, 1-to-6, Differential-to- 2.5V, 3.3V LVPECL/ECL Fanout Buffer
Low Skew, 1-to-6, Differential-to- 2.5V, LVPECL/ECL Fanout Buffer ICS853S006I DATA SHEET General Description The ICS853S006I is a low skew, high performance 1-to-6 Differential-to-2.5V/ LVPECL/ECL Fanout
More informationICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS670-04 Description The ICS670-04 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. It is identical
More informationICS GLITCH-FREE CLOCK MULITPLEXER. Features. Description. Block Diagram DATASHEET
DATASHEET ICS580-01 Description The ICS580-01 is a clock multiplexer (mux) designed to switch between two clock sources with no glitches or short pulses. The operation of the mux is controlled by an input
More informationFEATURES One differential LVPECL output pair
FEMTOCLOCK CRYSTAL-TO- 33V, 25V LVPECL CLOCK GENERATOR GENERAL DESCRIPTION The ICS843001CI is a Fibre Channel Clock ICS Generator and a member of the HiPerClocks TM HiPerClockS family of high performance
More informationPRELIMINARY PIN ASSIGNMENT VDD. nq0. CLK nclk. nq1 CLK_SEL. PCLK npclk. nq2 GND. Q3 nq3 CLK_EN. Q4 nq4. Q5 nq5. nq6. nq7. nq8
DIFFERENTIAL-TO-HSTL FANOUT BUFFER DATA SHEET GENERAL DESCRIPTION The is a low skew, 1-to-9 Differentialto-HSTL Fanout Buffer and a member of the ICS family of High Performance Clock Solutions from ICS.
More informationICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS660 Description The ICS660 provides clock generation and conversion for clock rates commonly needed in digital video equipment, including rates for MPEG, NTSC, PAL, and HDTV. The ICS660 uses
More informationICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET Description The generates four high-quality, high-frequency clock outputs. It is designed to replace multiple crystals and crystal oscillators in networking applications. Using ICS patented Phase-Locked
More informationPRELIMINARY LOW SKEW, 2-TO-4 LVCMOS/LVTTL-TO-LVPECL/ECL CLOCK MULTIPLEXER VCC PIN ASSIGNMENT. Q0 nq0. Q1 nq1. Q3 nq3
GENERAL DESCRIPTION The is a high speed 2-to-4 LVCMOS/ ICS LVTTL-to-LVPECL/ECL Clock Multiplexer and is HiPerClockS a member of the HiPerClockS family of high performance clock solutions from ICS. The
More informationFEATURES. GENERAL DESCRIPTION ICS I is a low phase noise Clock Generator ICS and is a member of the HiperClockS family of high BLOCK DIAGRAM
FEMTOCLOCK CRYSTAL-TO- LDS/LCMOS CLOCK GENERATOR GENERAL DESCRIPTION ICS8402010I is a low phase noise Clock Generator ICS and is a member of the HiperClockS family of high HiPerClockS performance clock
More informationICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS553 Description The ICS553 is a low skew, single input to four output, clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest skew, small clock buffer. See the ICS552-02 for
More informationIDT5V60014 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET IDT5V60014 Description The IDT5V60014 is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques.
More informationLow Skew, 1-to-4 Differential-to-3.3V LVPECL Fanout Buffer
Low Skew, 1-to-4 Differential-to- LVPECL Fanout Buffer 8533I-01 DATA SHEET GENERAL DESCRIPTION The 8533I-01 is a low skew, high performance 1-to-4 Differential-to- LVPECL Fanout Buffer. The 8533I-01 has
More informationICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET
DATASHEET ICS552-01 Description The ICS552-01 produces 8 low-skew copies of the multiple input clock or fundamental, parallel-mode crystal. Unlike other clock drivers, these parts do not require a separate
More informationICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS180-51 Description The ICS180-51 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase-Locked Loop (PLL) technology
More informationICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS180-01 Description The ICS180-01 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase Locked Loop (PLL) technology
More informationLOW SKEW 1 TO 4 CLOCK BUFFER. Features
DATASHEET ICS651 Description The ICS651 is a low skew, single input to four output, clock buffer. Part of IDT s ClockBlocks TM family, this is a low skew, small clock buffer. IDT makes many non-pll and
More informationLOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501 Description The ICS501 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationMK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET MK1413 Description The MK1413 is the ideal way to generate clocks for MPEG audio devices in computers. The device uses IDT s proprietary mixture of analog and digital Phase-Locked Loop (PLL)
More informationICS650-40A ETHERNET SWITCH CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DTSHEET ICS650-40 Description The ICS650-40 is a clock chip designed for use as a core clock in Ethernet Switch applications. Using IDT s patented Phase-Locked Loop (PLL) techniques, the device takes a
More information2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features
DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential
More informationICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET
PRELIMINARY DATASHEET ICS348-22 Description The ICS348-22 synthesizer generates up to 9 high-quality, high-frequency clock outputs including multiple reference clocks from a low frequency crystal or clock
More informationLOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501A Description The ICS501A LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationLow Skew, 1-to16, Differential-to-2.5V LVPECL Fanout Buffer
Low Skew, 1-to16, Differential-to-2.5V LVPECL Fanout Buffer ICS8530 DATA SHEET General Description The ICS8530 is a low skew, 1-to-16 Differential-to- 2.5V LVPECL Fanout Buffer. The, pair can accept most
More informationLow Voltage/Low Skew, 1:4 PCI/PCI-X Zero Delay Clock Generator
Low oltage/low Skew, 1:4 PCI/PCI-X 87604I DATA SHEET GENERAL DESCRIPTION The 87604I is a 1:4 PCI/PCI-X Clock Generator. The 87604I has a selectable REF_IN or crystal input. The REF_IN input accepts LCMOS
More informationICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS502 Description The ICS502 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output and a reference from a lower frequency crystal or clock input. The
More informationICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET
DATASHEET ICS10-52 Description The ICS10-52 generates a low EMI output clock from a clock or crystal input. The device uses ICS proprietary mix of analog and digital Phase-Locked Loop (PLL) technology
More informationICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS511 Description The ICS511 LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationFemtoClock Crystal-to-3.3V LVPECL Frequency Synthesizer
FemtoClock Crystal-to-3.3 LPECL Frequency Synthesizer 8430252I-45 DATASHEET GENERAL DESCRIPTION The 8430252I-45 is a 2 output LPECL and LCMOS/LTTL Synthesizer optimized to generate Ethernet reference clock
More informationICS501 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS501 Description The ICS501 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationFemtoClock Crystal-to-LVCMOS/LVTTL Clock Generator ICS840022I-02 DATA SHEET. General Description. Features. Block Diagram.
FemtoClock Crystal-to-LVCMOS/LVTTL Clock Generator ICS8400I-0 DATA SHEET General Description The ICS8400I-0 is a Gigabit Ethernet Clock Generator. The ICS8400I-0 uses a 5MHz crystal to synthesize 5MHz
More informationFeatures VDD 2. 2 Clock Synthesis and Control Circuitry. Clock Buffer/ Crystal Oscillator GND
DATASHEET Description The is a low cost, low jitter, high performance clock synthesizer for networking applications. Using analog Phase-Locked Loop (PLL) techniques, the device accepts a.5 MHz or 5.00
More informationICS512 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS512 Description The ICS512 is the most cost effective way to generate a high-quality, high frequency clock output and a reference clock from a lower frequency crystal or clock input. The name
More informationICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET
PRELIMINARY DATASHEET ICS1493-17 Description The ICS1493-17 is a low-power, low-jitter clock synthesizer designed to replace multiple crystals and oscillators in portable audio/video systems. The device
More informationMK3722 VCXO PLUS AUDIO CLOCK FOR STB. Description. Features. Block Diagram DATASHEET
DATASHEET MK3722 Description The MK3722 is a low cost, low jitter, high performance VCXO and PLL clock synthesizer designed to replace expensive discrete VCXOs and multipliers. The patented on-chip Voltage
More informationICS843004I-04 FEMTOCLOCKS CRYSTAL/LVCMOS-TO- 3.3V LVPECL FREQUENCY SYNTHESIZER
GENERAL DESCRIPTION The is a 4 output LVPECL ICS Synthesizer optimized to generate clock HiPerClockS frequencies for a variety of high performance applications and is a member of the HiPerClocks TM family
More information4/ 5 Differential-to-3.3V LVPECL Clock Generator
4/ 5 Differential-to- LVPECL Clock Generator 87354 DATASHEET GENERAL DESCRIPTION The 87354 is a high performance 4/ 5 Differential-to- LVPECL Clock Generator. The, n pair can accept most standard differential
More informationMK2703 PLL AUDIO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET MK2703 Description The MK2703 is a low-cost, low-jitter, high-performance PLL clock synthesizer designed to replace oscillators and PLL circuits in set-top box and multimedia systems. Using IDT
More informationFemtoClock Crystal-to-3.3V LVPECL Clock Generator ICS843011C
FemtoClock Crystal-to-3.3V LVPECL Clock Generator ICS843011C DATA SHEET GENERAL DESCRIPTION The ICS843011C is a Fibre Channel Clock Generator. The ICS843011C uses a 26.5625MHz crystal to synthesize 106.25MHz
More informationFEATURES PIN ASSIGNMENT
Low Skew, 1-to-4, Differential/LCMOS-to- 0.7 HCSL Fanout Buffer 85104I Data Sheet GENERAL DESCRIPTION The 85104I is a low skew, high performance 1-to-4 Differential/ LCMOS-to-0.7 HCSL Fanout Buffer. The
More informationICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET
DATASHEET ICS601-01 Description The ICS601-01 is a low-cost, low phase noise, high-performance clock synthesizer for applications which require low phase noise and low jitter. It is IDT s lowest phase
More informationFemtoClock Crystal-to-LVDS Clock Generator
FemtoClock Crystal-to-LVDS Clock Generator ICS844201-45 DATA SHEET General Description The ICS844201-45 is a PCI Express TM Clock ICS Generator. The ICS844201-45 can synthesize HiPerClockS 100MHz or 125MHz
More informationFeatures VDD. PLL Clock Synthesis and Spread Spectrum Circuitry GND
DATASHEET ICS7151 Description The ICS7151-10, -20, -40, and -50 are clock generators for EMI (Electro Magnetic Interference) reduction (see below for frequency ranges and multiplier ratios). Spectral peaks
More informationMK74CB218 DUAL 1 TO 8 BUFFALO CLOCK DRIVER. Description. Features. Block Diagram DATASHEET. Family of IDT Parts
DTSHEET MK74CB218 Description The MK74CB218 Buffalo is a monolithic CMOS high speed clock driver. It consists of two identical single input to eight low-skew output, non-inverting clock drivers. This eliminates
More informationPCI-EXPRESS CLOCK SOURCE. Features
DATASHEET ICS557-01 Description The ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 100 MHz in a small 8-pin SOIC package.
More informationFemtoClock Crystal-to-LVDS Clock Generator ICS DATA SHEET. Features. General Description. Pin Assignment. Block Diagram
FemtoClock Crystal-to-LVDS Clock Generator ICS844011 DATA SHEET General Description The ICS844011 is a Fibre Channel Clock Generator. The ICS844011 uses an 18pF parallel resonant crystal. For Fibre Channel
More informationIDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET IDT9170B Description The IDT9170B generates an output clock which is synchronized to a given continuous input clock with zero delay (±1ns at 5 V VDD). Using IDT s proprietary phase-locked loop
More informationTRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features
DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency
More informationICS HIGH PERFORMANCE VCXO. Features. Description. Block Diagram DATASHEET
DATASHEET ICS3726-02 Description The ICS3726-02 is a low cost, low-jitter, high-performance designed to replace expensive discrete s modules. The ICS3726-02 offers a wid operating frequency range and high
More informationMK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET MK1714-01 Description The MK1714-01 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread spectrum designed to generate high frequency clocks
More informationICS7151A-50 SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS7151A-50 Description The ICS7151A-50 is a clock generator for EMI (Electromagnetic Interference) reduction. Spectral peaks are attenuated by modulating the system clock frequency. Down or
More informationMK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET MK1714-02 Description The MK1714-02 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread designed to generate high frequency clocks with low
More informationICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET
DATASHEET ICS309 Description The ICS309 is a versatile serially-programmable, triple PLL with spread spectrum clock source. The ICS309 can generate any frequency from 250kHz to 200 MHz, and up to 6 different
More informationMK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal
DATASHEET LOW PHASE NOISE T1/E1 CLOCK ENERATOR MK1581-01 Description The MK1581-01 provides synchronization and timing control for T1 and E1 based network access or multitrunk telecommunication systems.
More informationMK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK2705 Description The MK2705 provides synchronous clock generation for audio sampling clock rates derived from an MPEG stream, or can be used as a standalone clock source with a 27 MHz crystal.
More informationNETWORKING CLOCK SYNTHESIZER. Features
DATASHEET ICS650-11 Description The ICS650-11 is a low cost, low jitter, high performance clock synthesizer customized for BroadCom. Using analog Phase-Locked Loop (PLL) techniques, the device accepts
More information2:1 LVDS Multiplexer With 1:2 Fanout and Internal Termination
2:1 LDS Multiplexer With 1:2 Fanout and Internal Termination 889474 DATA SHEET GENERAL DESCRIPTION The 889474 is a high speed 2-to-1 differential multiplexer with integrated 2 output LDS fanout buffer
More informationICS TO-6, LVPECL-TO-HCSL/LVCMOS 1, 2, 4 CLOCK GENERATOR
GENERAL DESCRIPTION The is a high performance 1-to-6 ICS LVPECL-to-HCSL/LVCMOS Clock Generator HiPerClockS and is a member of the HiPerClockS family of High Performance Clock Solutions from ICS. The has
More informationICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS557-0 Description The ICS557-0 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 00 MHz in a small 8-pin SOIC package.
More informationICS7152A SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram. Product Lineup DATASHEET
DATASHEET ICS7152A Description The ICS7152A-02 and -11 are clock generators for EMI (Electromagnetic Interference) reduction (see below for frequency ranges and multiplier ratios). Spectral peaks are attenuated
More informationICS FemtoClock Crystal-to-3.3V LVPECL Clock Generator DATA SHEET. General Description. Features. Block Diagram. Pin Assignment.
FemtoClock Crystal-to-3.3V LVPECL Clock Generator ICS843051 DATA SHEET General Description The ICS843051 is a Gigabit Ethernet Clock Generator. The ICS843051can synthesize 10 Gigabit Ethernet, SONET, or
More information3.3 VOLT FRAME RATE COMMUNICATIONS PLL MK1574. Features. Description. Block Diagram DATASHEET
DATASHEET 3.3 VOLT FRAME RATE COMMUNICATIONS PLL MK1574 Description The MK1574 is a Phase-Locked Loop (PLL) based clock synthesizer, which accepts an 8 khz clock input as a reference, and generates many
More informationMK3727D LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET
DATASHEET MK3727D Description The MK3727D combines the functions of a VCXO (Voltage Controlled Crystal Oscillator) and PLL (Phase Locked Loop) frequency doubler onto a single chip. Used in conjunction
More informationICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET
DATASHEET ICS722 Description The ICS722 is a low cost, low-jitter, high-performance 3.3 volt designed to replace expensive discrete s modules. The on-chip Voltage Controlled Crystal Oscillator accepts
More informationPI6C B. 3.3V Low Jitter 1-to-4 Crystal/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Diagram
Features Maximum output frequency: 500MHz 4 pair of differential LPECL outputs Selectable and crystal inputs accepts LCMOS, LTTL input level Ultra low additive phase jitter: < 0.05 ps (typ) (differential
More informationICS663 PLL BUILDING BLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET ICS663 Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled
More informationFIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER. Features VDD PLL1 PLL2 GND
DATASHEET ICS252 Description The ICS252 is a low cost, dual-output, field programmable clock synthesizer. The ICS252 can generate two output frequencies from 314 khz to 200 MHz using up to two independently
More informationFEATURES (default) (default) 1 1 5
FEMTOCLOCKS CRYSTAL-TO-33V LVPECL FREQUENCY SYNTHESIZER GENERAL DESCRIPTION ICS The is a 2 differential output LVPECL Synthesizer designed to generate Ethernet HiPerClockS reference clock frequencies and
More informationFeatures. Phase Detector, Charge Pump, and Loop Filter. External feedback can come from CLK or CLK/2 (see table on page 2)
DATASHEET ICS570 Description The ICS570 is a high-performance Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. The A version is recommended
More informationICS CLOCK MULTIPLIER AND JITTER ATTENUATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS2059-02 Description The ICS2059-02 is a VCXO (Voltage Controlled Crystal Oscillator) based clock multiplier and jitter attenuator designed for system clock distribution applications. This
More informationFEATURES GENERAL DESCRIPTION BLOCK DIAGRAM PIN ASSIGNMENT Data Sheet. Low Skew, 1-to-4 Differential-to-3.3V LVPECL Fanout Buffer
Low Skew, 1-to-4 Differential-to- LVPECL Fanout Buffer 8533-01 Data Sheet GENERAL DESCRIPTION The 8533-01 is a low skew, high performance 1-to-4 Differential-to- LVPECL Fanout Buffer. The 8533-01 has two
More informationMK5811C LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET MK5811C Description The MK5811C device generates a low EMI output clock from a clock or crystal input. The device is designed to dither a high emissions clock to lower EMI in consumer applications.
More informationPIN ASSIGNMENT. 0 0 PLL Bypass
CRYSTAL-TO-LDS PCI EXPRESS CLOCK SYNTHESIZER W/SPREAD SPECTRUM ICS844202-245 GENERAL DESCRIPTION The ICS844202-245 is a 2 output PCI Express clock ICS synthesizer optimized to generate low jitter PCIe
More informationSERIALLY PROGRAMMABLE CLOCK SOURCE. Features
DATASHEET ICS307-02 Description The ICS307-02 is a versatile serially programmable clock source which takes up very little board space. It can generate any frequency from 6 to 200 MHz and have a second
More informationCrystal or Differential to LVCMOS/ LVTTL Clock Buffer
Crystal or Differential to LVCMOS/ LVTTL Clock Buffer IDT8L3010I DATA SHEET General Description The IDT8L3010I is a low skew, 1-to-10 LVCMOS / LVTTL Fanout Buffer. The low impedance LVCMOS/LVTTL outputs
More information