PI6CL V/1.5V, 200MHz, 1:4 Networking Clock Buffer. Features. Description. Pin Description

Size: px
Start display at page:

Download "PI6CL V/1.5V, 200MHz, 1:4 Networking Clock Buffer. Features. Description. Pin Description"

Transcription

1 Features High-speed, low-noise, non-inverting 1:4 buffer Maximum Frequency up to 200 MHz Low output skew < 100ps Low propagation delay < 3.5ns Optimized duty cycle 3.3 tolerent input 1.2 or 1.5 supply voltage Packages (Pb-free & Green available): -8-pin SOIC (W) Description The PI6CL10804 is a 1.2 or 1.5 high-speed, low-noise 1:4 non-inverting clock buffer. The key goal in designing the PI6CL10804 is to target networking applications that require low-skew, low-jitter, and high-frequency clock distribution. Providing output-to-output skew as low as 100ps, the PI6CL10804 is an ideal clock distribution device for synchronous systems. Designing synchronous networking systems requires a tight level of skew from a large number of outputs. Block Diagram Pin Configuration OE BUF_IN 1 8 OE CLK0 CLK0 2 7 DD CLK1 3 6 GND CLK1 CLK2 4 5 CLK3 BUF_IN CLK2 CLK3 Pin Description Pin Name BUF_IN Input CLK [0:3] Outputs GND Ground DD Power OE Output Enable Description 1 PI6CL10804 Rev B 08/09/2013

2 1.5 Absolute Maximum Ratings (Above which the useful life may be impaired. For user guidelines only, not tested.) Note: Storage Temperature C to +150 C DD oltage to +2.6 Output oltage (max. 3.6) to DD +0.5 Input oltage to 3.6 Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 1.5 DC Characteristics (Over Operating Range: DD = 1.5 ± 0.1, T A = -40 to 85 C) Parameters Description Test Conditions (1) Min. Typ. (2) Max. Units DD Supply oltage IH Input HIGH oltage Logic HIGH level 0.65 x DD IL Input LOW oltage Logic LOW level x DD I I Input Current DD = Max, in = DD or GND I pins 15 µa I OH = -2mA 1.05 OH Output High oltage DD = Min., IN = IH or IL I OH = -8mA 0.75 OL Output LOW oltage DD = Min., IN - IH or IL I OL = 2mA 0.35 I OL = 1mA For Max. or Min. conditions, use appropriate operating range values. 2. Typical values are at CC = 1.5, +25 C ambient and maximum loading. I OL = 8mA AC Characteristics (Over Operating Range: DD = 1.5 ± 0.1, T A = -40 to 85 C) Parameters Description Test Conditions (1) Min. Typ Max. Units F IN Input Frequency MHz t R /t F CLKn Rise/Fall Time 20% to 80% 1.5 ns t PLH, t (2) PHL Propagation Delay BUF_IN to CLKn ns t SK(O) t SK(T) Output to Output Skew between any two 100 outputs of the same same transition C L = 5pF, 125 MHz Part to Part Skew between two identical outputs of different parts on the same board (4) 300 Outputs are dd/2 tdc_in Duty Cycle 1ns edge rate tdc_out Duty Cycle Out See test circuit and waveforms. 2. Minimum limits are guaranteed but not tested on Propagation Delays. 3. Skew measured at worse cast temperature (max. temp). 4. Identical conditions: loading, transitions, supply voltage, temperature, package type and speed grade. ps % 2 PI6CL10804 Rev B 08/09/2013

3 1.2 Absolute Maximum Ratings (Above which the useful life may be impaired. For user guidelines only, not tested.) Storage Temperature C to +150 C DD oltage to +2.5 Output oltage (max 2.5) to DD +0.5 Input oltage to DC Characteristics (Over Operating Range: DD = 1.2 ± 0.1, T A = -40 to 85 C) Parameters Description Test Conditions (1) Min. Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Typ. (2) Max. Units DD Supply oltage IH Input HIGH oltage Logic HIGH level 0.65*dd IL Input LOW oltage Logic LOW level * DD I I Input Current DD = Max, in = DD or GND I pin 15 µa I OH = -2mA 0.85 OH Output High oltage DD = Min., IN = IH or IL I OH = -8mA 0.55 I OL = 2mA 0.35 OL Output LOW oltage DD = Min., IN - IH or IL I OL = -8mA For Max. or Min. conditions, use appropriate operating dd and Ta values. 2. Typical values are at CC = 1.2, +25 C ambient and maximum loading. 1.2 AC Characteristics (Over Operating Range: DD = 1.2 ± 0.1, T A = -40 to 85 C) Parameters Description Test Conditions (1) Min. Typ Max. Units F IN Input Frequency MHz t R /t F CLKn Rise/Fall Time 20% to 80% 1.5 ns t PLH, t (2) PHL Propagation Delay BUF_IN to CLKn ns t SK(O) t SK(T) Output to Output Skew between any two 100 outputs of the same same transition C L = 5pF, 125 MHz Part to Part Skew between two identical outputs of different parts on the same board (4) 300 Outputs are dd/2 tdc_in Duty Cycle 1ns edge rate tdc_out Duty Cycle Out See test circuit and waveforms. 2. Minimum limits are guaranteed but not tested on Propagation Delays. 3. Skew measured at worse cast temperature (max. temp). 4. Identical conditions: loading, transitions, supply voltage, temperature, package type and speed grade. ps % 3 PI6CL10804 Rev B 08/09/2013

4 Power Supply Characteristics Parameters Description Test Conditions (1) Min. Typ. (2) Max. Units I DDQ Quiescent Power DD = Supply Current IN = GND or DD DD = µa I DD_TOT Total Power Supply DD = 1.5 All Outputs Toggling, 15 Current DD = 1.2 C L = 5pF, F IN = 125MHz 10 ma 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics. 2. Typical values are at CC = 1.2 or 1.5, and +25 C ambient. Capacitance (T A = 25 C, f = 1 MHz) Parameters (1) Description Test Conditions Typ Max. Units C IN Input Capacitance IN = pf C OUT Output Capacitance OUT = Note: 1. This parameter is determined by device characterization but is not production tested. Test Circuits for All Outputs DD Pulse Generator f = 125MHz D.U.T. 33-Ohm 50Ω C L 5pF Definitions: C L = Load capacitance: includes jig and probe capacitance. 4 PI6CL10804 Rev B 08/09/2013

5 Packaging Mechanical: 8-Pin SOIC (W) x REF SEATING PLANE BSC X.XX X.XX DENOTES DIMENSIONS IN MILLIMETERS Ordering Information (1,2,3) Ordering Code Package Code Package Type PI6CL10804WE W Pb-free & Green, 8-pin 153-mil wide SOIC 1. Thermal Characteristics can be found on the web at 2. E = Pb-free and Green 3. X suffix = Tape/Reel Pericom Semiconductor Corporation PI6CL10804 Rev B 08/09/2013

6 Switching Waveforms Propagation Delay Pulse Skew t SK(P) Output Skew t SK(O) OH CLKn DDO/2 tsk(o) OL tsk(o) OH CLKn+1 DDO/2 OL 6 PI6CL10804 Rev B 08/09/2013

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram.

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram. Features Near-Zero propagation delay 5-ohm switches connect inputs to outputs High Bandwidth Operation (>400 MHz) Permits Hot Insertion 5V I/O Tolerant Rail-to-Rail 3.3V or 2.5V Switching 2.5V Supply Voltage

More information

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch PI5C3384 PI5C3384C 0-Bit, 2-Port Bus Switch Features: Near-Zero propagation delay 5Ω switches connect inputs to outputs Direct bus connection when switches are ON Ultra-low quiescent power (0.2μA typical)

More information

PI5C3384 PI5C3384C PI5C32384 (25Ω)

PI5C3384 PI5C3384C PI5C32384 (25Ω) PI5C3384 PI5C3384C PI5C32384 (25Ω) 0-Bit, 2-Port Bus Switch Features: Near-Zero propagation delay Low noise, 25Ω version (PI5C32384) 5Ω switches connect inputs to outputs (PI5C3384) Direct bus connection

More information

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch Features Near-Zero propagation delay 5Ω switches connect inputs to outputs Direct bus connection when switches are ON Ultra Low Quiescent Power (0.2µA typical) Ideally suited for notebook applications

More information

PI3C V/3.3V, High Bandwidth, Hot Insertion 10-Bit, 2-Port, Bus Switch

PI3C V/3.3V, High Bandwidth, Hot Insertion 10-Bit, 2-Port, Bus Switch 2.5V/3., High Bandwidth, Hot Insertion Features Near-Zero propagation delay 5-ohm switches connect inputs to outputs High Bandwidth (>400 MHz) Permits Hot Insertion. Rail-to-Rail, 3. or 2.5V ing 5V I/O

More information

PI5C32X384/32X384C. 20-Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description

PI5C32X384/32X384C. 20-Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description PI5C32X384/32X384C Features Near-Zero propagation delay 5Ω switches connect inputs to outputs Direct bus connection when switches are ON Ultra-low quiescent power 32X384 (0.2µA typical) Ideally suited

More information

PI6C4511. PLL Clock Multiplier. Features. Description. Block Diagram. PLL Clock Synthesis and Control Circuit. Output Buffer. Crystal Oscillator

PI6C4511. PLL Clock Multiplier. Features. Description. Block Diagram. PLL Clock Synthesis and Control Circuit. Output Buffer. Crystal Oscillator Features ÎÎZero ppm multiplication error ÎÎInput crystal frequency range: 5-30MHz ÎÎInput clock frequency range: 2-50MHz ÎÎOutput clock frequencies up to 200MHz ÎÎPeriod jitter 150ps ÎÎ9 selectable frequencies

More information

PI3B V, Synchronous 16-Bit to 32-Bit FET Mux/DeMux NanoSwitch. Description. Features. Pin Configuration. Block Diagram.

PI3B V, Synchronous 16-Bit to 32-Bit FET Mux/DeMux NanoSwitch. Description. Features. Pin Configuration. Block Diagram. PI363 3.3, Synchronous 6-it to 3-it FET Mux/DeMux NanoSwitch Features Near-Zero propagation delay. Ω Switches Connect etween Two Ports Packaging: - -pin 40mil Wide Thin Plastic TSSOP (A) - -pin 300mil

More information

PI74LPT244. Fast CMOS 3.3V 8-Bit Buffer/Line Driver. Features. Description. Block Diagram. Pin Configuration

PI74LPT244. Fast CMOS 3.3V 8-Bit Buffer/Line Driver. Features. Description. Block Diagram. Pin Configuration Fast CMOS 3.3V 8-Bit Buffer/Line Driver Features Compatible with LCX and LVT families of products Supports 5V Tolerant Mixed Signal Mode Operation Input can be 3V or 5V Output can be 3V or connected to

More information

PI5C Bit Bus Switch with Individual Enables A 1 B 1 GND. Features. Description. Pin Configuration. Block Diagram.

PI5C Bit Bus Switch with Individual Enables A 1 B 1 GND. Features. Description. Pin Configuration. Block Diagram. 2-Bit Bus Switch with Individual Enables Features Near-Zero propagation delay 5Ω switches connect inputs to outputs Direct bus connection when switches are ON Ultra Low Quiescent Power (0.2μA typical)

More information

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch Features Near-Zero propagation delay 5Ω switches connect inputs to outputs Direct bus connection when switches are ON ESD Protection up to 2kV HBM Ultra Low Quiescent Power (0.2μA typical) Ideally suited

More information

2.5V/3.3V 500MHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux

2.5V/3.3V 500MHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux 2.5V/3.3V 500MHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux Features F MAX = 500MHz 10 pairs of differential LVPECL outputs Low additive jitter,

More information

PI3CH360. Low Voltage, High-Bandwidth, 3-Channel 2:1 Mux/DeMux, NanoSwitch. Features. Description. Block Diagram. Pin Configuration.

PI3CH360. Low Voltage, High-Bandwidth, 3-Channel 2:1 Mux/DeMux, NanoSwitch. Features. Description. Block Diagram. Pin Configuration. Low Voltage, High-Bandwidth, 3-Channel 2:1 Features Near-Zero propagation delay 5Ω switches connect inputs to outputs High signal passing bandwidth (500 MHz) Beyond Rail-to-Rail switching 5V I/O tolerant

More information

PI5C16861 PI5C (25Ω) 20-Bit, 2-Port Bus Switch

PI5C16861 PI5C (25Ω) 20-Bit, 2-Port Bus Switch PI5C8 PI5C28 (25Ω) Features Near-Zero propagation delay 5Ω or 25Ω switches connect inputs to outputs Direct bus connection when switches are ON 32X384 function with flow through pinout make board layout

More information

PI3L V Quad, 2:1 Mux/DeMux Fast Ethernet LAN Switch w/ Single Enable. Description. Features. Applications. Pin Configuration.

PI3L V Quad, 2:1 Mux/DeMux Fast Ethernet LAN Switch w/ Single Enable. Description. Features. Applications. Pin Configuration. Features R ON is 4Ω typical Low crosstalk: 27dB @ 250 MHz Near-Zero propagation delay: 250ps Switching speed: 9ns Channel On capacitance: 9pF (typical) Operating Range: +3.0V to +3.6V >2kV ESD protection

More information

Description IA 3 IA 2 IA 1 GND. Truth Table (1) H X X Hi-Z Disable S 0-1. L L L I0 S1-0 = 0 L L H I1 S1-0 = 1 Y A to Y B

Description IA 3 IA 2 IA 1 GND. Truth Table (1) H X X Hi-Z Disable S 0-1. L L L I0 S1-0 = 0 L L H I1 S1-0 = 1 Y A to Y B Features Near-Zero propagation delay 5Ω switches connect inputs to outputs High signal passing bandwidth (300MHz) Beyond Rail-to-Rail switching 5V I/O tolerant with 3.3V supply 2.5V and 3.3V supply voltage

More information

PI3USB10LP-A. USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications. Description. Features.

PI3USB10LP-A. USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications. Description. Features. Features USB 2.0 compliant (high speed and full speed) R ON is 5.5Ω typical @ V CC = 3.0V Low bit-to-bit skew Low Crosstalk: 40dB @ 500 Mbps Off Isolation: 35dB @ 500 Mbps Near-Zero propagation delay:

More information

PI5V330S. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features. Description. Block Diagram. Pin Configuration.

PI5V330S. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features. Description. Block Diagram. Pin Configuration. Features High-performance solution to switch between video sources Wide bandwidth: 570 MHz (typical) Low On-Resistance: 5Ω (typical) Low crosstalk at 10 MHz: 80dB Ultra-low quiescent power (0.1µA typical)

More information

Description Q0+ Q0- Q1+ Q1- Q2+ Q2- VDD Q3+ Q3- Q4+ Q4- CLK_SEL CLK0. nclk0 Q5+ Q5- SYNC_OE Q6+ Q6- CLK1. nclk1 Q7+ Q7- VEE Q8+ Q8- Q9+ Q9-

Description Q0+ Q0- Q1+ Q1- Q2+ Q2- VDD Q3+ Q3- Q4+ Q4- CLK_SEL CLK0. nclk0 Q5+ Q5- SYNC_OE Q6+ Q6- CLK1. nclk1 Q7+ Q7- VEE Q8+ Q8- Q9+ Q9- LVPECL Fanout Buffer with Sync OE Features ÎÎF MAX < 1.5GHz ÎÎ10 pairs of differential LVPECL/ ECL outputs ÎÎLow additive jitter, < 0.03ps (typ) ÎÎSelectable differential input pairs with single ended

More information

PI3C3126. Description. Features. 14-Pin Configuration. Applications. Block Diagram. 16-Pin Configuration. Truth Table (1) Pin Description.

PI3C3126. Description. Features. 14-Pin Configuration. Applications. Block Diagram. 16-Pin Configuration. Truth Table (1) Pin Description. 2./3.3, High Bandwidth, Hot Insertion,4-Bit, 2-Port Bus Switch with Individual Enables Features Near-Zero propagation delay -ohm switches connect inputs to outputs High Bandwidth (>400 MHz) 2./3.3 Supply

More information

PI3V312. Low On-Resistance, 3.3V High-Bandwidth 4-Port, 2:1 Mux/DeMux VideoSwitch. Features. Description. Block Diagram. Pin Configuration S 1 Y A 4

PI3V312. Low On-Resistance, 3.3V High-Bandwidth 4-Port, 2:1 Mux/DeMux VideoSwitch. Features. Description. Block Diagram. Pin Configuration S 1 Y A 4 Features Near-Zero propagation delay 5Ω switches connect inputs to outputs High signal passing bandwidth (500MHz) Beyond Rail-to-Rail switching 5V I/O tolerant with 3.3V supply 1.8V, 2.5V and 3.3V supply

More information

PI6C49X0208. High Performance 1:8 Multi-Voltage CMOS Buffer

PI6C49X0208. High Performance 1:8 Multi-Voltage CMOS Buffer Features 8 single-ended outputs Fanout Buffer Up to 200MHz output frequency Ultra low output additive jitter = 0.01ps (typ.) Selectable reference inputs support Xtal (10~50MHz), singleended and differential

More information

PI6C V Low Skew 1-to-4 LVTTL/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Configuration

PI6C V Low Skew 1-to-4 LVTTL/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Configuration Features Maximum operation frequency: 500 MHz 4 pair of differential LVPECL outputs Selectable CLK 0 and inputs CLK 0, accept LVCMOS, LVTTL input level Output Skew: 80ps (maximum) Part-to-part skew: 50ps

More information

PI5C Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description. Truth Table (1) Pin Name Description

PI5C Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description. Truth Table (1) Pin Name Description Features ÎÎNear-Zero propagation delay ÎÎ5-ohm switches connect inputs to outputs ÎÎDirect bus connection when switches are on ÎÎUltra Low Quiescent Power (0.2μA typical) Ideally suited for notebook applications

More information

PI3V314. Low On-Resistance, 3.3V High-Bandwidth 3-Port, 4:1 Mux/DeMux VideoSwitch. Features. Description. Pin Configuration.

PI3V314. Low On-Resistance, 3.3V High-Bandwidth 3-Port, 4:1 Mux/DeMux VideoSwitch. Features. Description. Pin Configuration. 3-Port, 4:1 Mux/DeMux VideoSwitch Features Near-Zero propagation delay 5Ω switches connect inputs to outputs High signal passing bandwidth (375MHz) Beyond Rail-to-Rail switching 5V I/O tolerant with 3.3V

More information

PI3V514. Low On-Resistance, 3.3V High-Bandwidth 5-port, 4:1 Mux/DeMux VideoSwitch. Description. Features. Pin Configuration.

PI3V514. Low On-Resistance, 3.3V High-Bandwidth 5-port, 4:1 Mux/DeMux VideoSwitch. Description. Features. Pin Configuration. Features Near-Zero propagation delay 5Ω switches connect inputs to outputs High signal passing bandwidth (400 MHz) Beyond Rail-to-Rail switching 5V I/O tolerant with 3.3V supply 2.5V and 3.3V supply voltage

More information

PI6C B. 3.3V Low Jitter 1-to-4 Crystal/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Diagram

PI6C B. 3.3V Low Jitter 1-to-4 Crystal/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Diagram Features Maximum output frequency: 500MHz 4 pair of differential LPECL outputs Selectable and crystal inputs accepts LCMOS, LTTL input level Ultra low additive phase jitter: < 0.05 ps (typ) (differential

More information

PI5V330A. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features: Description. Pin Diagram. Block Diagram. Pin Description.

PI5V330A. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features: Description. Pin Diagram. Block Diagram. Pin Description. Features: High-performance solution to switch between video sources Wide bandwidth: >360 MHz Low On-Resistance: 3Ω Low crosstalk at 0 MHz: 58dB Ultra-low quiescent power (0.µA typical) Single supply operation:

More information

PI2DBS GHz, Differential Broadband Signal Switch, 2-Differential Channel, 2:1 Mux/DeMux Switch

PI2DBS GHz, Differential Broadband Signal Switch, 2-Differential Channel, 2:1 Mux/DeMux Switch Features SAS, SATA2, XAUI Switch 2 Differential Channel, 2:1 Mux/DeMux Bandwidth of 2.0 GHz (3dB) Low Bit-to-Bit Skew :

More information

PI6C V/3.3V, 500 MHz Twelve 2-to-1 Differential LVPECL Clock Multiplexer. Description. Features. Block Diagram.

PI6C V/3.3V, 500 MHz Twelve 2-to-1 Differential LVPECL Clock Multiplexer. Description. Features. Block Diagram. LVPECL Clock Multiplexer Features Pin-to-pin compatible to ICS85352I F MAX 500 MHz Propagation Delay < 4ns Output-to-output skew < 100ps 12 pairs of differential LVPECL outputs Selectable differential

More information

PI3CH Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

PI3CH Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug Features Description Near-Zero propagation delay 5-ohm switches connect inputs to outputs High signal passing bandwidth (500 MHz) Beyond Rail-to-Rail switching

More information

ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER. Description. Features. Block Diagram DATASHEET

ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER. Description. Features. Block Diagram DATASHEET DATASHEET ICS2304NZ-1 Description The ICS2304NZ-1 is a high-performance, low skew, low jitter PCI/PCI-X clock driver. It is designed to distribute high-speed signals in PCI/PCI-X applications operating

More information

PI3CH360 3-Channel 2:1 Mux/DeMux, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

PI3CH360 3-Channel 2:1 Mux/DeMux, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug Features Near-Zero propagation delay 5-ohm switches connect inputs to outputs High signal passing bandwidth (500 MHz) Beyond Rail-to-Rail switching - 0 to 5V switching

More information

PI74LPT V, 16-Bit Buffer/Line Driver. Features. Description. Block Diagram

PI74LPT V, 16-Bit Buffer/Line Driver. Features. Description. Block Diagram Features Compatible with LCX and LVT families of products Supports 5V Tolerant Mixed Signal Mode Operation Input can be 3V or 5V Output can be 3V or connected to 5V bus Advanced Low Power CMOS Operation

More information

PO74G2308A FEATURES: DESCRIPTION: Description. 700MHz TTL/CMOS Potato Chip. BUF_IN OUTPUT 1 to OUTPUT 8. Outputs. 1.2V - 3.6V 1:8 CMOS Clock Driver

PO74G2308A FEATURES: DESCRIPTION: Description. 700MHz TTL/CMOS Potato Chip. BUF_IN OUTPUT 1 to OUTPUT 8. Outputs. 1.2V - 3.6V 1:8 CMOS Clock Driver FEATURES:. Patented technology. Operating frequency up to 700MHz with 2pf load. Operating frequency up to 550MHz with 5pf load. Operating frequency up to 350MHz with 15pf load. Operating frequency up to

More information

PI6C :4 24MHz Clock Buffer. Description. Features. Applications. Block Diagram. Pin Configuration (16-Pin TSSOP) 16-pin (173 mil) TSSOP

PI6C :4 24MHz Clock Buffer. Description. Features. Applications. Block Diagram. Pin Configuration (16-Pin TSSOP) 16-pin (173 mil) TSSOP Features ÎÎSupport XTAL or Clock input at 24MHz ÎÎFour buffered outputs support V DDO operation ÎÎVery low phase jitter(rms) : < 1.5ps (max) ÎÎVery low additive jitter:

More information

PI3CH200 2-Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

PI3CH200 2-Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug 2-Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug Features Near-Zero propagation delay 5-ohm switches connect inputs to outputs High signal passing bandwidth (500 MHz) Beyond Rail-to-Rail

More information

PI3HDMI412-B. 4-Differential Channel, 2:1 Mux/DeMux, DVI/HDMI Compliant Signal Switch based on TMDS Signaling Standard

PI3HDMI412-B. 4-Differential Channel, 2:1 Mux/DeMux, DVI/HDMI Compliant Signal Switch based on TMDS Signaling Standard Compliant Signal Switch based on TMDS Signaling Standard Features 3.3V 4-Differential Channel 2:1 Mux/DeMux DVI, HDMI, 1.2 +1.2 signal compatible Data Rate: 1.65Gbps Supports both AC coupled and DC coupled

More information

PI6C V/3.3V 1.5GHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux /Q4 /Q5 /Q6 /Q3

PI6C V/3.3V 1.5GHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux /Q4 /Q5 /Q6 /Q3 LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux Features ÎÎF MAX < 1.5GHz ÎÎ10 pairs of differential LVPECL outputs ÎÎLow additive jitter, < 0.03ps (typ) ÎÎSelectable differential input pairs

More information

PI6CX201A. 25MHz Jitter Attenuator. Features

PI6CX201A. 25MHz Jitter Attenuator. Features Features PLL with quartz stabilized XO Optimized for MHz input/output frequency Other frequencies available Low phase jitter less than 30fs typical Free run mode ±100ppm Single ended input and outputs

More information

PO74G553A. Pin Configuration. Logic Block Diagram. Pin Description. 800MHz Noise Cancellation TTL/CMOS Potato Chip

PO74G553A. Pin Configuration. Logic Block Diagram. Pin Description. 800MHz Noise Cancellation TTL/CMOS Potato Chip FEATURES:. Patented technology. Operating frequency up to 800Mz with 2pf load. Operating frequency up to 600Mz with 5pf load. Operating frequency up to 300Mz with 15pf load. Operating frequency up to 150Mz

More information

ICS Low Skew PCI / PCI-X Buffer. General Description. Block Diagram. Pin Configuration. Pin Descriptions OE CLK0

ICS Low Skew PCI / PCI-X Buffer. General Description. Block Diagram. Pin Configuration. Pin Descriptions OE CLK0 Low Skew PCI / PCI-X Buffer General Description The ICS9112-27 is a high performance, low skew, low jitter PCI / PCI-X clock driver. It is designed to distribute high speed signals in PCI / PCI-X applications

More information

ICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET

ICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET DATASHEET ICS553 Description The ICS553 is a low skew, single input to four output, clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest skew, small clock buffer. See the ICS552-02 for

More information

Description. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz

Description. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz PT7C4512 Features Description Zero ppm multiplication error This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz generate a high quality, high frequency clock outputs

More information

PI74STX2G Bit Level Shifting Buffer/Transceiver with Configurable Dual Supply Voltage. Features. Description. Block Diagram

PI74STX2G Bit Level Shifting Buffer/Transceiver with Configurable Dual Supply Voltage. Features. Description. Block Diagram 2-Bit Level Shifting Buffer/Transceiver with Features Operation Voltage: 1.65V V DDA 3.6V 2.3V V DDB 5.5V V DDA V DDB High Speed: tpd = 5ns typical into 30pF @ 3V V DD Power down high-impedance inputs

More information

DS Tap High Speed Silicon Delay Line

DS Tap High Speed Silicon Delay Line www.dalsemi.com FEATURES All-silicon timing circuit Five delayed clock phases per input Precise tap-to-tap nominal delay tolerances of ±0.75 and ±1 ns Input-to-tap 1 delay of 5 ns Nominal Delay tolerances

More information

DS in 1 High Speed Silicon Delay Line FEATURES PIN ASSIGNMENT

DS in 1 High Speed Silicon Delay Line FEATURES PIN ASSIGNMENT DS1044 4 in 1 High Speed Silicon Delay Line FEATURES All silicon timing circuit Four independent buffered delays Initial delay tolerance ±1.5 ns Stable and precise over temperature and voltage Leading

More information

PI90LV031A PI90LV027A PI90LV017A. 3V LVDS High-Speed Differential Line Drivers. Description. Features PI90LV027A PI90LV031A PI90LV017A

PI90LV031A PI90LV027A PI90LV017A. 3V LVDS High-Speed Differential Line Drivers. Description. Features PI90LV027A PI90LV031A PI90LV017A PI90LV03A PI90LV027A PI90LV07A 3V LVDS High-Speed Differential Line Drivers Features Signaling Rates >400Mbps (200 MHz) Single 3.3V Power Supply Design ±30mV Differential Swing Maximum Differential Skew

More information

PI3USB V, USB 2.0 High-Speed Signal Switch w/ Low THD Channels for Audio Signals. Features. Pin Description. Truth Table

PI3USB V, USB 2.0 High-Speed Signal Switch w/ Low THD Channels for Audio Signals. Features. Pin Description. Truth Table w/ Low THD Channels for Audio Signals Features Bandwidth for USB ports > 1.2Gbps Low THD for Audio ports < 0.02% ESD > 2kV HBM Low I CC = 800µA Wide V CC operating range: 2.7V to 4.2V ±10% Packaging: Pb-free

More information

Description. Applications

Description. Applications High Performance HCSL Fanout Buffer Features ÎÎ2 HCSL outputs ÎÎUp to 250MHz output frequency ÎÎUltra low additive phase jitter: < 0.1 ps (typ) ÎÎTwo selectable inputs ÎÎLow delay from input to output

More information

PO3B402A. High Bandwidth Potato Chip OE1 Y1+ Y1- GND SEL3 SEL1 D3- D3+ OE2 Y2+ Y2- Y3+ M3- M3+ OE3 SEL2 OE3 Y3+ Y3- SEL3 OE4 Y4+ Y4- SEL4

PO3B402A. High Bandwidth Potato Chip OE1 Y1+ Y1- GND SEL3 SEL1 D3- D3+ OE2 Y2+ Y2- Y3+ M3- M3+ OE3 SEL2 OE3 Y3+ Y3- SEL3 OE4 Y4+ Y4- SEL4 FEATURES: Patented technology High signal -3db passing bandwidth at GHz Near-Zero propagation delay CC =.65 to 3.6 Ultra-Low Quiescent Power: 0.µA typical Ideally suited for low power applications Industrial

More information

ICSSSTVA DDR 14-Bit Registered Buffer. Pin Configuration. Truth Table Pin TSSOP 6.10 mm. Body, 0.50 mm. pitch = TSSOP. Block Diagram H H H

ICSSSTVA DDR 14-Bit Registered Buffer. Pin Configuration. Truth Table Pin TSSOP 6.10 mm. Body, 0.50 mm. pitch = TSSOP. Block Diagram H H H DDR 14-Bit Registered Buffer Recommended Applications: DDR Memory Modules Provides complete DDR DIMM logic solution with ICS93857 or ICS95857 SSTL_2 compatible data registers DDR400 recommended (backward

More information

PI6C49X0204A. Low Skew 1 TO 4 Clock Buffer. Features. Description. Block Diagram. Pin Assignment

PI6C49X0204A. Low Skew 1 TO 4 Clock Buffer. Features. Description. Block Diagram. Pin Assignment Features ÎÎLow skew outputs (250 ps) ÎÎPackaged in 8-pin SOIC ÎÎLow power CMOS technology ÎÎOperating Voltages of 1.5 V to 3.3 V ÎÎOutput Enable pin tri-states outputs ÎÎ3.6 V tolerant input clock ÎÎIndustrial

More information

PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description

PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description Features Zero ppm multiplication error Input crystal frequency of 5-30 MHz Input clock frequency of - 50 MHz Output clock frequencies up to 200 MHz Peak to Peak Jitter less than 200ps over 200ns interval

More information

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01 DATASHEET ICS542 Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide

More information

PO3B10A. Truth Table. High Bandwidth Potato Chip. 2-Channel, 2:1 Mux/DeMux Switch w/ Single Enable GND V DD GND SEL

PO3B10A. Truth Table. High Bandwidth Potato Chip. 2-Channel, 2:1 Mux/DeMux Switch w/ Single Enable GND V DD GND SEL PO3B0A www.potatosemi.com FEATURES: Patented technology High signal -3db passing bandwidth at 3.5Gbps or.75ghz Near-Zero propagation delay CC =.65 to 3.6 Ultra-Low Quiescent Power: 0.µA typical Ideally

More information

ICS2510C. 3.3V Phase-Lock Loop Clock Driver. Integrated Circuit Systems, Inc. General Description. Pin Configuration.

ICS2510C. 3.3V Phase-Lock Loop Clock Driver. Integrated Circuit Systems, Inc. General Description. Pin Configuration. Integrated Circuit Systems, Inc. ICS250C 3.3V Phase-Lock Loop Clock Driver General Description The ICS250C is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology

More information

PI6C V Low Skew 1-to-4 Differential/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Diagram

PI6C V Low Skew 1-to-4 Differential/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Diagram Features Pin-to-pin compatible to ICS8533-01 Maximum operation frequency: 800MHz 4 pair of differential LVPECL outputs Selectable differential CLK and PCLK inputs CLK, n CLK pair accepts LVDS, LVPECL,

More information

PI3HDMI412FT. 4-Differential Channel, 2:1 Mux/DeMux, DVI/HDMI Compliant Signal Switch with Flow-through Pin Out

PI3HDMI412FT. 4-Differential Channel, 2:1 Mux/DeMux, DVI/HDMI Compliant Signal Switch with Flow-through Pin Out Features 4-Differential Channel 2:1 Mux/DeMux DVI, HDMI rev 1.1, and HDMI rev 1.2 signal compatible -3dB BW = 1.5 GHz (3.0Gbps) Crosstalk: -35dB@1.65Gbps Switching speed: 4ns Isolation: -37dB@1.65Gbps

More information

PI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram

PI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram Features ÎÎPCIe 3.0 compliant à à PCIe 3.0 Phase jitter - 0.45ps RMS (High Freq. Typ.) ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz crystal or clock input frequency ÎÎHCSL outputs, 0.8V

More information

ICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET

ICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET DATASHEET ICS558A-02 Description The ICS558A-02 accepts a high-speed LVHSTL input and provides four CMOS low skew outputs from a selectable internal divider (divide by 3, divide by 4). The four outputs

More information

PI2PCIE V, PCI Express Gen2 Compliant, 4-Differential Channel, 2:1 Mux/DeMux Switch

PI2PCIE V, PCI Express Gen2 Compliant, 4-Differential Channel, 2:1 Mux/DeMux Switch Features 4 Differential Channel, 2:1 Mux/DeMux PCI Express, Gen 2 Performance, 5.0Gbps Low Bit-to-Bit Skew, 7ps max (between '+' and '-' bits) Low Crosstalk: -23dB@3 GHz Low Off Isolation: -23dB@3 GHz

More information

DS in-1 Low Voltage Silicon Delay Line

DS in-1 Low Voltage Silicon Delay Line 3-in-1 Low Voltage Silicon Delay Line www.dalsemi.com FEATURES All-silicon timing circuit Three independent buffered delays Initial delay tolerance ±1.5 ns Stable and precise over temperature and voltage

More information

PI3PCIE V, PCI Express Lane, (4-Channel), Differential Mux/Demux with Bypass. Features. Description. Truth Table

PI3PCIE V, PCI Express Lane, (4-Channel), Differential Mux/Demux with Bypass. Features. Description. Truth Table 3.3V, PCI Express 3.0 2-Lane, (4-Channel), Differential Mux/Demux with Bypass Features ÎÎ8 Differential Channel SPST switch with Mux/DeMux option ÎÎPCIe 3.0 performance ÎÎBi-directional operation ÎÎLow

More information

3.3V Zero Delay Buffer

3.3V Zero Delay Buffer 3.3V Zero Delay Buffer Features Zero input-output propagation delay, adjustable by capacitive load on FBK input Multiple configurations see Available Configurations table Multiple low-skew outputs 10-MHz

More information

QS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998

QS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998 Q QUALITY SEMICONDUCTOR, INC. QS54/74FCT373T, 2373T High-Speed CMOS Bus Interface 8-Bit Latches QS54/74FCT373T QS54/74FCT2373T FEATURES/BENEFITS Pin and function compatible to the 74F373 74FCT373 and 74ABT373

More information

PI5A3158B Low Voltage Dual SPDT Analog Switch 2:1 Mux/Demux Bus Switch

PI5A3158B Low Voltage Dual SPDT Analog Switch 2:1 Mux/Demux Bus Switch 2:1 Mux/Demux Bus Switch Features CMOS Technology for Bus and Analog Applications Low On-Resistance: 8Ω at 3.0 Wide Range: 1.65 to 5.5 Rail-to-Rail Signal Range Control Input Overvoltage Tolerance: 5.5(Min)

More information

PI6C49X0204B Low Skew, 1-TO-4 LVCMOS/LVTTL Fanout Buffer Features Description Block Diagram Pin Assignment

PI6C49X0204B Low Skew, 1-TO-4 LVCMOS/LVTTL Fanout Buffer Features Description Block Diagram Pin Assignment Low Skew, 1-TO-4 LVCMOS/LVTTL Fanout Buffer Features Four LVCMOS / LVTTL outputs LVCMOS / LVTTL clock input CLK can accept the following input levels: LVCMOS, LVTTL Maximum output frequency: Additive phase

More information

CLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1

CLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1 19-2575; Rev 0; 10/02 One-to-Four LVCMOS-to-LVPECL General Description The low-skew, low-jitter, clock and data driver distributes one of two single-ended LVCMOS inputs to four differential LVPECL outputs.

More information

PI6C High Performance LVPECL Fanout Buffer. Features. Description. Applications. Pin Configuration (20-Pin TSSOP) Block Diagram

PI6C High Performance LVPECL Fanout Buffer. Features. Description. Applications. Pin Configuration (20-Pin TSSOP) Block Diagram Features ÎÎ4 LVPECL outputs ÎÎUp to 1.5GHz output frequency ÎÎUltra low additive phase jitter: < 0.03 ps (typ) (differential 156.25MHz, 12KHz to 20MHz integration range) ÎÎTwo selectable inputs ÎÎLow delay

More information

LOW SKEW 1 TO 4 CLOCK BUFFER. Features

LOW SKEW 1 TO 4 CLOCK BUFFER. Features DATASHEET ICS651 Description The ICS651 is a low skew, single input to four output, clock buffer. Part of IDT s ClockBlocks TM family, this is a low skew, small clock buffer. IDT makes many non-pll and

More information

PI6C :8 Clock Driver for Intel PCI Express Chipsets. Description. Features. Pin Configuration. Block Diagram

PI6C :8 Clock Driver for Intel PCI Express Chipsets. Description. Features. Pin Configuration. Block Diagram Features Eight Pairs of Differential Clocks Low skew < 50ps Low Cycle-to-cycle jitter < 50ps Output Enable for all outputs Outputs Tristate control via SMBus Power Management Control Programmable PLL Bandwidth

More information

74ABT273 Octal D-Type Flip-Flop

74ABT273 Octal D-Type Flip-Flop Octal D-Type Flip-Flop General Description The ABT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load

More information

PI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)

PI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP) PCIe.0 Clock Generator with HCSL Outputs for Automotive Applications Features ÎÎPCIe.0 compliant à à Phase jitter -.1ps RMS (typ) ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz crystal

More information

PCS2P2309/D. 3.3V 1:9 Clock Buffer. Functional Description. Features. Block Diagram

PCS2P2309/D. 3.3V 1:9 Clock Buffer. Functional Description. Features. Block Diagram 3.3V 1:9 Clock Buffer Features One-Input to Nine-Output Buffer/Driver Buffers all frequencies from DC to 133.33MHz Low power consumption for mobile applications Less than 32mA at 66.6MHz with unloaded

More information

IDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

IDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET DATASHEET IDT9170B Description The IDT9170B generates an output clock which is synchronized to a given continuous input clock with zero delay (±1ns at 5 V VDD). Using IDT s proprietary phase-locked loop

More information

Description D2+A D2-A D3+A D3-A D0+B D0-B D1+B D1-B D2+B D2-B D3+B D3-B AUX+ A AUX- A HPD A CAB_DETA/LEDA AUX+ B AUX- B HPD B CAB_DETB/LEDB

Description D2+A D2-A D3+A D3-A D0+B D0-B D1+B D1-B D2+B D2-B D3+B D3-B AUX+ A AUX- A HPD A CAB_DETA/LEDA AUX+ B AUX- B HPD B CAB_DETB/LEDB High Bandwidth 6-differential Channel, 1:2 Demux Features 4 Differential Channel, 1:2 DeMux that will support 2.7Gbps DP rev 1.1a signals 1-channel 1:2 demux for DP_HPD signal 1-differential channel 1:2

More information

DS1135L 3V 3-in-1 High-Speed Silicon Delay Line

DS1135L 3V 3-in-1 High-Speed Silicon Delay Line 3V 3-in-1 High-Speed Silicon Delay Line FEATURES All-Silicon Timing Circuit Three Independent Buffered Delays Stable and Precise Over Temperature and Voltage Leading and Trailing Edge Precision Preserves

More information

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET DATASHEET Description The is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. IDT introduced

More information

PI3VeDP212 2-lane DisplayPort Switch/Mux for DP Driven Panels with Triple Control Pins

PI3VeDP212 2-lane DisplayPort Switch/Mux for DP Driven Panels with Triple Control Pins Features 2 Differential Channel, 2:1 mux/demux that will support 2.7Gbps or 1.62Gbps DP signals 1-differential channel is used for AUX signaling Insertion Loss for high speed channels @ 2.7 Gbps: -1.5dB

More information

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET DATASHEET ICS670-04 Description The ICS670-04 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. It is identical

More information

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET DATASHEET ICS662-03 Description The ICS662-03 provides synchronous clock generation for audio sampling clock rates derived from an HDTV stream. The device uses the latest PLL technology to provide superior

More information

PI3C3305/PI3C3306. Features. Description. Applications. PI3C3306 Block Diagram. PI3C3305 Block Diagram. PI3C Pin Configuration

PI3C3305/PI3C3306. Features. Description. Applications. PI3C3306 Block Diagram. PI3C3305 Block Diagram. PI3C Pin Configuration 2.5V/3., High-Bandwidth, Hot-Insertion, 2-Bit, 2-Port Bus Switch w/ Individual Enables Features Near-Zero propagation delay 5Ω switches connect inputs to outputs High Bandwidth (>400 MHz) Rail-to-Rail,

More information

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET DATASHEET ICS670-02 Description The ICS670-02 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. Part of IDT

More information

PI6LC48P Output LVPECL Networking Clock Generator

PI6LC48P Output LVPECL Networking Clock Generator Features ÎÎFour differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 156.25MHz, 125MHz, 62.5MHz

More information

ICSSSTV DDR 24-Bit to 48-Bit Registered Buffer. Integrated Circuit Systems, Inc. Pin Configuration. Truth Table 1.

ICSSSTV DDR 24-Bit to 48-Bit Registered Buffer. Integrated Circuit Systems, Inc. Pin Configuration. Truth Table 1. Integrated Circuit Systems, Inc. ICSSSTV32852 DDR 24-Bit to 48-Bit Registered Buffer Recommended Application: DDR Memory Modules Provides complete DDR DIMM logic solution with ICS93V857 or ICS95V857 SSTL_2

More information

PCI-EXPRESS CLOCK SOURCE. Features

PCI-EXPRESS CLOCK SOURCE. Features DATASHEET ICS557-01 Description The ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 100 MHz in a small 8-pin SOIC package.

More information

INTEGRATED CIRCUITS. 74ABT32 Quad 2-input OR gate. Product specification 1995 Sep 22 IC23 Data Handbook

INTEGRATED CIRCUITS. 74ABT32 Quad 2-input OR gate. Product specification 1995 Sep 22 IC23 Data Handbook INTEGRATED CIRCUITS 995 Sep 22 IC23 Data Handbook QUICK REFERENCE DATA SYMBOL t PLH t PHL t OSLH t OSHL C IN I CC PARAMETER Propagation delay An, Bn to Yn Output to Output skew Input capacitance Total

More information

PI3PCIE V, PCI Express 3.0, 1-Lane, 2-Channel, 8Gbps, 2:1 Mux/DeMux Switch w/ Single Enable

PI3PCIE V, PCI Express 3.0, 1-Lane, 2-Channel, 8Gbps, 2:1 Mux/DeMux Switch w/ Single Enable Features ÎÎ2 Differential Channel, 2:1 Mux/DeMux ÎÎPCI Express 3.0 performance, 8.0Gbps ÎÎBi-directional operation ÎÎ3dB Bandwidth: 8.1GHz ÎÎLow Bit-to-Bit Skew, 10ps max ÎÎLow channel-to-channel skew:

More information

PI2PCIE2422. PCI Express Gen II Compliant, 8-Differential Channel Switch with 8:4 Mux/DeMux Option. Features. Description. Truth Table.

PI2PCIE2422. PCI Express Gen II Compliant, 8-Differential Channel Switch with 8:4 Mux/DeMux Option. Features. Description. Truth Table. Features 8 Differential Channel SPST switch with Mux/DeMux option PCI Express Gen II performance Low Bit-to-Bit Skew: 10ps (between +/- signals) Low Crosstalk: -15dB @ 3.0 GHz Low Off Isolation: -26db

More information

ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET

ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET DATASHEET ICS552-01 Description The ICS552-01 produces 8 low-skew copies of the multiple input clock or fundamental, parallel-mode crystal. Unlike other clock drivers, these parts do not require a separate

More information

Description. Features. Application. Pin Assignment. Pin Description. Logic Function Table PI5A3158B

Description. Features. Application. Pin Assignment. Pin Description. Logic Function Table PI5A3158B Low oltage Dual SPDT Analog Switch 2:1 Mux/Demux Bus Switch Features CMOS Technology for Bus and Analog Applications Low On-Resistance: 8Ω at 3.0 Wide Range: 1.65 to 5.5 Rail-to-Rail Signal Range Control

More information

ICS GLITCH-FREE CLOCK MULITPLEXER. Features. Description. Block Diagram DATASHEET

ICS GLITCH-FREE CLOCK MULITPLEXER. Features. Description. Block Diagram DATASHEET DATASHEET ICS580-01 Description The ICS580-01 is a clock multiplexer (mux) designed to switch between two clock sources with no glitches or short pulses. The operation of the mux is controlled by an input

More information

PI3USB223. USB 2.0 High-Speed and Audio Switches with Negative Signal Capability D+/R D-/L V DD ASEL GND VBUS. Description. Features.

PI3USB223. USB 2.0 High-Speed and Audio Switches with Negative Signal Capability D+/R D-/L V DD ASEL GND VBUS. Description. Features. with Negative Signal Capability Features Single +2.7V to +4.4V Supply Voltage Low 50µA Supply Current -3dB Bandwidth: 1500MHz (typ) Low 2.5Ω(typ)On-Resistance THD+N: 0.02% Shorting D+/R and D-/L to Vbus

More information

74ABT244 Octal Buffer/Line Driver with 3-STATE Outputs

74ABT244 Octal Buffer/Line Driver with 3-STATE Outputs Octal Buffer/Line Driver with 3-STATE Outputs General Description The ABT244 is an octal buffer and line driver with 3-STATE outputs designed to be employed as a memory and address driver, clock driver,

More information

Storage Telecom Industrial Servers Backplane clock distribution

Storage Telecom Industrial Servers Backplane clock distribution 1:8 LOW JITTER CMOS CLOCK BUFFER WITH 2:1 INPUT MUX (

More information

A product Line of Diodes Incorporated. Description. Applications. Truth Table. Note: 1. IEC

A product Line of Diodes Incorporated. Description. Applications. Truth Table. Note: 1. IEC 2:1 Mux/DeMux Gigabit Ethernet LAN Switch with Power-down Mode Features 1:2 Gigabit LAN Switch Power-down support Low bit-to-bit skew: 200ps Very Low Crosstalk: 75dB @ 250MHz Status Indicator LEDs Switched

More information

PI6C PCI Express Clock. Product Features. Description. Block Diagram. Pin Configuration

PI6C PCI Express Clock. Product Features. Description. Block Diagram. Pin Configuration Product Features ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz input frequency ÎÎHCSL outputs, 0.7V Current mode differential pair ÎÎJitter 60ps cycle-to-cycle (typ) ÎÎSpread of ±0.5%,

More information

P54FCT373/74fct373 OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic

P54FCT373/74fct373 OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic P54FCT373/74fct373 OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS FEATURES Function, Pinout and Drive Compatible with the FCT and F Logic FCT-A speed at 5.6ns max (MIL) Output levels compatible with TTL

More information