Frequency Timing Generator for PENTIUM II/III Systems
|
|
- Tyrone McDonald
- 5 years ago
- Views:
Transcription
1 Integrated Circuit Systems, Inc. ICS Frequency Timing Generator for PENTIUM II/III Systems General Description The ICS is a main clock synthesizer chip for Pentium II based systems using Rambus Interface DRMs. This chip provides all the clocks required for such a system when used with a Direct Rambus Clock Generator (DRCG) chip such as the ICS922-0, 02, 03 and a PCI buffer Spread Spectrum may be enabled by driving the SPRED# pin active. Spread spectrum typically reduces system EMI by 8dB to 0dB. This simplifies EMI qualification without resorting to board design iterations or costly shielding. The ICS employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations. The CPU/2 clocks are inputs to the DRCG. Key Specification: CPU Output Jitter: 50ps IOPIC Output Jitter: 250ps CPU/2, 3V66, PCI Output Jitter: 250ps CPU (0:3) CPU/2 Output Skew: <75ps PCI_F, PCI :7 Output Skew: <500ps 3V66 (0:3) Output Skew <250ps IOPIC (0:2) Output Skew <250ps CPU to 3V66 (0:3) Output Offset: ns (CPU leads) CPU to PCI Output Offset:.5-4.0ns (CPU leads) CPU to PIC Output Offset.5-4.0ns (CPU leads) Features Generates the following system clocks: - 4 CPU clocks ( 2.5V, 00/33) - 8 PCI clocks, including free-running (3.3V, 33) - 2 CPU/2 clocks (2.5V, 50/66) - 3 IOPIC clocks (2.5V, 6.67) - 4 Fixed frequency 66 clocks(3.3v, 66) - 2 REF clocks(3.3v, 4.38) - USB clock (3.3V, 48) Efficient power management through PD#, CPU_STOP# and PCI_STOP#. 0.5% typical down spread modulation on CPU, PCI, IOPIC, 3V66 and CPU/2 output clocks. Uses external 4.38 crystal. Pin Configuration Block Diagram 56-pin SSOP Rev B 2/23/00 ICS reserves the right to make changes in the device data identified in this publication without further notice. ICS advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.
2 ICS Pin Descriptions Pin number Pin name Type Description GNDREF PWR Gnd pin for REF clocks 2, 3 REF(0:) OUT 4.38 reference clock outputs at 3.3V 4 VDDREF PWR Power pin for REF clocks 5 X IN XTL_IN 4.38 crystal input 6 X2 OUT XTL_OUT Crystal output 7, 3, 9 GNDPCI PWR Gnd pin for PCICLKs 8 PCICLK_F OUT Free running PCI clock at 3.3V. Synchronous to CPU clocks. Not affected by the PCI_STOP# input. 9,, 2, 4, 5, 7, 8 PCICLK[:7] OUT PCI clock outputs at 3.3V. Synchronous to CPU clocks. 0, 6 VDDPCI PWR 3.3Volts power pin for PCICLKs 20, 24 GND66 PWR Gnd pin for 3V66 outputs 2, 22, 25, 26 3V66[0:3] OUT 66 outputs at 3.3V. These outputs are stopped when CPU_STOP# is driven active.. 23, 27 VDD66 PWR power pin for the 3V66 clocks. 28 SEL 33/00# IN This selects the frequency for the CPU and CPU/2 outputs. High = 33, Low=00 29 GND48 PWR Ground pin for the 48 output OUT Fixed 48 clock output. 3.3V 3 VDD48 PWR Power pin for the 48 output. 32, 33 SEL[0:] IN Function select pins. See truth table for details. 34 SPRED# IN 35 PD# IN 36 CPU_STOP# IN 37 PCI_STOP# IN Enables spread spectrum when active(low). modulates all the CPU, PCI, IOPIC, 3V66 and CPU/2 clocks. Does not affect the REF and 48 clocks. 0.5% down spread modulation. This asynchronous input powers down the chip when drive active(low). The internal PLLs are disabled and all the output clocks are held at a Low state. This asychronous input halts the CPUCLK[0:3] and the 3V66[0:3] clocks at logic "0" when driven active(low). Does not affect the CPU/2 clocks. This asynchronous input halts the PCICLK[:7] at logic"0" when driven active(low). PCICLK_F is not affected by this input. 38 GNDCOR PWR Ground pin for the PLL core 39 VDDCOR PWR Power pin for the PLL core. 3.3V 43, 47 VDDLCPU PWR Power pin for the CPUCLKs. 2.5V 40, 44 GNDLCPU PWR Ground pin for the CPUCLKs 4, 42, 45, 46 CPUCLK[0:3] OUT Host bus clock output at 2.5V. 33 or 00 depending on the state of the SEL 33/ GNDLCPU/2 PWR Ground pin for the CPU/2 clocks. 49, 50 CPU/2[0:] OUT 2.5V clock outputs at /2 CPU frequency. 66 or50 depending on the state of the SEL 33/00# input pin. 5 VDDLCPU/2 PWR Power pin for the CPU/2 clocks. 2.5V 52 GNDLIOPIC PWR Ground pin for the IOPIC outputs. 53, 54, 55 IOPIC[0:2] OUT IOPIC clocks at 2.5V. Synchronous with CPUCLKs but fixed at VDDLIOPIC PWR Power pin for the IOPIC outputs. 2.5V. 2
3 ICS Frequency Select: SEL SEL0 CPU N/ CPU/2 N/ 3V66 N/ PCI N/ 0 N/ N/ N/ N/ N/ N/ N/ Note:. TCLK is a test clock driven on the x input during test mode. ICS Power Management Features: 48 N/ REF N/ IOPIC N/ SEL 33/00- # TCLK/- 0 0 TCLK/ 2 TCLK/ 4 TCLK/ 4 TCLK/ 8 TCLK CLK/6 2 Comments Tri-state Reserved 48 PLL disabled T Test mode () Reserved C PU_STOP# P D# PCI_STOP# CPUCLK CPU/ 2 IOPIC 3V66 PCI PCI_ F REF. 48 Osc VCOs X 0 X OFF OFF Note:. means outputs held static as per latency requirement next page. 2. On means active. 3. PD# pulled Low, impacts all outputs including REF and 48 outputs. 4. ll 3V66 as well as all CPLU clocks should stop cleanly when CPU_STOP# is pulled. 5. CPU/2, IOPIC, REF, 48 signals are not controlled by the CPU_STOP# functionality and are enabled all in all conditions except PD# = Power Groups: VDDREF, GNDREF = REF, X, X2 GNDPCI, VDDPCI = PCICLK VDD66, GND66 = 3V66 VDD48, GND48 = 48 VDDCOR, GNDCOR = PLL Core VDDLCPU/2, GNDLCPU/2 = CPU/2 VDDLIOPIC, GNDIOPIC = IOPIC 3
4 ICS Power Management Requirements: Singal CPU_STOP PCI_STOP# PD# Singal State Latency No. of rising edges of PCICLK 0 (disabled) (enabled) 0 (disabled) (enabled) (normal operation) 3mS 0 (power down) 2max. Note:. Clock on/off latency is defined in the number of rising edges of free running PCICLKs between the clock disable goes low/ high to the first valid clock comes out of the device. 2. Power up latency is when PWR_DWN# goes inactive (high to when the first valid clocks are dirven from the device. CPU_STOP# Timing Diagram CPU_STOP# is an asynchronous input to the clock synthesizer. It is used to turn off the CPU and 3V66 clocks for low power operation. CPU_STOP# is asserted asynchronously by the external clock control logic with the rising edge of free running PCI clock (and hence CPU clock) and must be internally synchronized to the external output. ll other clocks will continue to run while the CPU clocks are disabled. The CPU clocks must always be stopped in a low state and started in such a manner as to guarantee that the high pulse width is a full pulse. LY one rising edge of PCICLK_F is allowed after the clock control logic switched for both the CPU and 3V66 outputs to become enabled/disabled. Notes:. ll timing is referenced to the internal CPUCLK. 2. The internal label means inside the chip and is a reference only. This in fact may not be the way that the control is designed. 3. CPU_STOP# signal is an input singal that must be made synchronous to free running PCICLK_F 4. 3V66 clocks also stop/start before 5. PD# and PCI_STOP# are shown in a high state. 6. Diagrams shown with respect to 33. Similar operation when CPU is 00 4
5 ICS PCI_STOP# Timing Diagram PCI_STOP# is an input to the clock synthesizer and must be made synchronous to the clock driver PCICLK_F output. It is used to turn off the PCI clocks for low power operation. PCI clocks are required to be stopped in a low state and started such that a full high pulse width is guaranteed. LY one rising edge of PCICLK_F is allowed after the clock control logic switched for the PCI outputs to become enabled/disabled. Notes:. ll timing is referenced to CPUCLK. 2. PCI_STOP# signal is an input signal which must be made synchronous to PCICLK_F output. 3. Internal means inside the chip. 4. ll other clocks continue to run undisturbed. 5. PD# and CPU_STOP# are shown in a high state. 6. Diagrams shown with respect to 33. Similar operation when CPU is 00. 5
6 ICS PD# Timing Diagram The power down selection is used to put the part into a very low power state without turning off the power to the part. PD# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the clock synthesizer. Internal clocks are not running after the device is put in power down. When PD# is active low all clocks need to be driven to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 3 ms. The power down latency should be as short as possible but conforming to the sequence requirements shown below. PCI_STOP# and CPU_STOP# are considered to be don't cares during the power down operations. The REF and 48 clocks are expected to be stopped in the state as soon as possible. Due to the state of the internal logic, stopping and holding the REF clock outputs in the state may require more than one clock cycle to complete. Notes:. ll timing is referenced to the Internal CPUCLK (defined as inside the ICS9250 device). 2. s shown, the outputs Stop Low on the next falling edge after PD# goes low. 3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part. 4. The shaded sections on the VCO and the Crystal signals indicate an active clock. 5. Diagrams shown with respect to 33. Similar operation when CPU is 00. 6
7 ICS bsolute Maximum Ratings Supply Voltage V Logic Inputs GND 0.5 V to V DD +0.5 V mbient Operating Temperature C to +70 C Storage Temperature C to +50 C Stresses above those listed under bsolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability. Electrical Characteristics - Input/Supply/Common Output Parameters T = 0-70º C; Supply Voltage V DD = 3.3 V +/-5%, V DDL = 2.5 V +/-5% (unless otherwise stated) PRMETER SYMBOL CDITIS MIN TYP MX UNITS Input High Voltage V IH 2 V DD +0.3 V Input Low Voltage V IL V SS V Input High Current I IH V IN = V DD 0. 5 µ Input Low Current I IL V IN = 0 V; Inputs with no pull-up resistors µ Input Low Current I IL2 V IN = 0 V; Inputs with pull-up resistors µ Operating I DD3.3OP00 00; Max discrete cap loads Supply Current I DD3.3OP33 33; Max discrete cap loads 80 m Power Down Supply Current I DD3.3PD C L = 0 pf; PWRDWN# = u Input frequency F i V DD = 3.3 V Input Capacitance C IN Logic Inputs 5 pf C INX X & X2 pins pf Transition Time T Trans To st crossing of target Freq. 3 ms Settling Time T S From st crossing to % target Freq. ms Clk Stabilization T Stab From V DD = 3.3 V to % target Freq. 3 ms Guaranteed by design, not 00% tested in production. Electrical Characteristics - Input/Supply/Common Output Parameters T = 0-70º C; Supply Voltage V DD = 3.3 V +/-5%, V DDL = 2.5 V +/-5% (unless otherwise stated) PRMETER SYMBOL CDITIS MIN TYP MX UNITS Operating I DD2.5OP00 00; Max discrete cap loads 9 25 Supply Current I DD2.5OP33 33; Max discrete cap loads Guaranteed by design, not 00% tested in production. m 7
8 ICS Electrical Characteristics - CPUCLK T = 0-70º C; V DD = 3.3 V +/-5%, V DDL = 2.5 V +/-5%; C L = 20 pf (unless otherwise stated) PRMETER SYMBOL CDITIS MIN TYP MX UNITS Output High Voltage V OH2B I OH = -2.0 m V Output Low Voltage V OL2B I OL = 2 m V Output High Current I OH2B V OH =.7 V m Output Low Current I OL2B V OL = 0.7 V 9 27 m Rise Time t r2b V OL = 0.4 V, V OH = 2.0 V ns Fall Time t f2b V OH = 2.0 V, V OL = 0.4 V ns Duty Cycle d t2b V T =.25 V % Skew t sk2b V T =.25 V ps Jitter, bsolute t jabs2b V T =.25 V ps Jitter, Cycle-to-cycle t jcyc-cyc2b V T =.25 V ps Guaranteed by design, not 00% tested in production. Electrical Characteristics - CPU/2 T = 0-70º C; V DD = 3.3 V +/-5%, V DDL = 2.5 V +/-5%; C L = 20 pf (unless otherwise stated) PRMETER SYMBOL CDITIS MIN TYP MX UNITS Output High Voltage V OH2B I OH = -2.0 m V Output Low Voltage V OL2B I OL = 2 m V Output High Current I OH2B V OH =.7 V m Output Low Current I OL2B V OL = 0.7 V 9 27 m Rise Time t r2b V OL = 0.4 V, V OH = 2.0 V ns Fall Time t f2b V OH = 2.0 V, V OL = 0.4 V ns Duty Cycle d t2b V T =.25 V % Skew t sk2b V T =.25 V ps Jitter, bsolute t jabs2b V T =.25 V ps Jitter, Cycle-to-cycle t jcyc-cyc2b V T =.25 V ps Guaranteed by design, not 00% tested in production. 8
9 ICS Electrical Characteristics - 3V66 T = 0-70º C; V DD = 3.3 V +/-5%, V DDL = 2.5 V +/-5%; C L =30 pf PRMETER SYMBOL CDITIS MIN TYP MX UNITS Output High Voltage V OH I OH = - m V Output Low Voltage V OL I OL = 9.4 m V Output High Current I OH V OH = 2.0 V m Output Low Current I OL V OL = 0.8 V m Rise Time t r V OL = 0.4 V, V OH = 2.4 V ns Fall Time t f V OH = 2.4 V, V OL = 0.4 V ns Duty Cycle d t V T =.5 V % Skew t sk V T =.5 V ps Jitter, bsolute t jabs V T =.5 V ps Jitter, Cycle-to-cycle t jcyc-cyc V T =.5 V ps Guaranteed by design, not 00% tested in production. Electrical Characteristics - PCICLK T = 0-70º C; V DD = 3.3 V +/-5%, V DDL = 2.5 V +/-5%; C L = 60 pf for PCI0 & PCI, CL = 30 pf for other PCIs PRMETER SYMBOL CDITIS MIN TYP MX UNITS Output High Voltage V OH I OH = - m V Output Low Voltage V OL I OL = 9.4 m V Output High Current I OH V OH = 2.0 V m Output Low Current I OL V OL = 0.8 V m Rise Time t r V OL = 0.4 V, V OH = 2.4 V ns Fall Time t f V OH = 2.4 V, V OL = 0.4 V ns Duty Cycle d t V T =.5 V % Skew t sk V T =.5 V ps Jitter, bsolute t jabs V T =.5 V ps Jitter, Cycle-to-cycle t jcyc-cyc V T =.5 V ps Guaranteed by design, not 00% tested in production. 9
10 ICS Electrical Characteristics - 48, REF T = 0-70º C; V DD = 3.3 V +/-5%, V DDL = 2.5 V +/-5%; C L = 20 pf (unless otherwise stated) PRMETER SYMBOL CDITIS MIN TYP MX UNITS Output High Voltage VOH5 IOH = -2 m V Output Low Voltage VOL5 IOL = 9 m V Output High Current IOH5 VOH = 2.0 V m Output Low Current IOL5 VOL = 0.8 V 7 23 m Rise Time tr5 VOL = 0.4 V, VOH = 2.4 V, ns Fall Time tf5 VOH = 2.4 V, VOL = 0.4 V, ns Duty Cycle dt5 VT =.5 V, % Rise Time tr5 VOL = 0.4 V, VOH = 2.4 V, REF ns Fall Time tf5 VOH = 2.4 V, VOL = 0.4 V, REF ns Duty Cycle dt5 VT =.5 V, REF % Jitter, Cycle-to-cycle t jcyc-cyc5 V T =.5 V, ps Jitter, Cycle-to-cycle t jcyc-cyc5 V T =.5 V, REF ps Guaranteed by design, not 00% tested in production. Electrical Characteristics - IOPIC T = 0-70º C; V DD = 3.3 V +/-5%, V DDL = 2.5 V +/-5%; C L = 20 pf (unless otherwise stated) PRMETER SYMBOL CDITIS MIN TYP MX UNITS Output High Voltage V OH4B I OH = -2 m V Output Low Voltage V OL4B I OL = 2 m V Output High Current I OH4B V OH =.7 V m Output Low Current I OL4B V OL = 0.7 V 9 22 m Rise Time T r4b V OL = 0.4 V, V OH = 2.0 V ns Fall Time T f4b V OH = 2.0 V, V OL = 0.4 V ns Duty Cycle D t4b V T =.25 V % Skew t skb V T =.25 V ps Jitter, bsolute T jabs4b V T =.25 V ps Jitter, Cycle-to-cycle t jcyc-cyc4b V T =.25 V ps Guaranteed by design, not 00% tested in production. 0
11 ICS General Layout Precautions: ) Use a ground plane on the top layer of the PCB in all areas not used by traces. 2) Make all power traces and vias as wide as possible to lower inductance. Notes: ) ll clock outputs should have series terminating resistor. Not shown in all places to improve readibility of diagram. 2) 47 ohm / 56pf RC termination should be used on all over 50 outputs. 3) Optional crystal load capacitors are recommended. Capacitor Values: C, C2 : Crystal load values determined by user C3 : 00pF ceramic ll unmarked capacitors are 0.0µF ceramic Connections to VDD:
12 ICS Pin D/2.093 DI. PIN (Optional) Index rea H E/2 PRTING LINE L TOP VIEW BOTTOM VIEW DETIL -e- B 2 c SEE DETIL -E- -D- SETING PLNE.004 C END VIEW SIDE VIEW -C- SYMBOL COMM DIMENSIS VRITIS D N M IN. N OM. M X. M IN. N OM. MX D B c D See Variations E For current dimensional specifications, see JEDEC 95. e BSC H h L Dimensions in inches N See Variations 0-8 Ordering Information ICS9250yF-2-T Example: ICS XXXX y F - PPP - T 56 Pin 300 mil SSOP Package Designation for tape and reel packaging Pattern Number (2 or 3 digit number for parts with ROM code patterns) Package Type F=SSOP Revision Designator (will not correlate with datasheet revision) Device Type (consists of 3 or 4 digit numbers) Prefix ICS, V = Standard Device 2 ICS reserves the right to make changes in the device data identified in this publication without further notice. ICS advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.
Frequency Timing Generator for Pentium II Systems
Integrated Circuit Systems, Inc. ICS9248-6 Frequency Timing Generator for Pentium II Systems General Description The ICS9248-6 is the Main clock solution for Notebook designs using the Intel 440BX style
More informationFrequency Timing Generator for Transmeta Systems
Integrated Circuit Systems, Inc. ICS9248-92 Frequency Timing Generator for Transmeta Systems Recommended Application: Transmeta Output Features: CPU(2.5V or 3.3V selectable) up to 66.6MHz & overclocking
More informationFrequency Generator & Integrated Buffers for PENTIUM II III TM & K6
Integrated Circuit Systems, Inc. ICS948-195 Frequency Generator & Integrated Buffers for PENTIUM II III TM & K6 Recommended Application: 440BX, MX, VIA PM/PL/PLE 133 style chip set, with Coppermine or
More informationICS Frequency Generator & Integrated Buffers for PENTIUM/Pro TM. Integrated Circuit Systems, Inc. General Description.
Integrated Circuit Systems, Inc. ICS9248-39 Frequency Generator & Integrated Buffers for PENTIUM/Pro TM General Description The ICS9248-39 generates all clocks required for high speed RISC or CISC microprocessor
More informationICS Frequency Generator & Integrated Buffers. Integrated Circuit Systems, Inc. Pin Configuration. 48-Pin SSOP. Block Diagram.
Integrated Circuit Systems, Inc. ICS9248-28 Frequency Generator & Integrated Buffers Recommended Application: SIS 530/620 style chipset Output Features: - 3 CPU @ 2.5V/3.3V up to 33.3 MHz. - 6 PCI @ 3.3V
More informationFrequency Generator & Integrated Buffers for Celeron & PII/III TM *SEL24_48#/REF0 VDDREF X1 X2 GNDREF GND3V66 3V66-0 3V66-1 3V66-2 VDD3V66 VDDPCI
Integrated Circuit Systems, Inc. ICS9248-38 Frequency Generator & Integrated Buffers for Celeron & PII/III TM Recommended Application: 80/80E and Solano type chipset. Output Features: 2- CPUs @ 2.5V 9
More informationICS Pentium/Pro TM System Clock Chip. General Description. Pin Configuration. Block Diagram. Power Groups. Ground Groups. 28 pin SOIC and SSOP
Integrated Circuit Systems, Inc. ICS948-60 Pentium/Pro TM System Clock Chip General Description The ICS948-60 is part of a reduced pin count two-chip clock solution for designs using an Intel BX style
More informationFrequency Generator & Integrated Buffers for Celeron & PII/III
Integrated Circuit Systems, Inc. ICS950-8 Frequency Generator & Integrated Buffers for Celeron & PII/III Recommended Application: 80/80E and 85 type chipset. Output Features: CPU (.5V) (up to 33 achievable
More informationICS Frequency Generator & Integrated Buffers. General Description. Block Diagram. Pin Configuration. Power Groups.
Integrated Circuit Systems, Inc. ICS9248-8 Frequency Generator & Integrated Buffers General Description The ICS9248-8 is the single chip clock solution for Desktop/ Notebook designs using the SIS style
More informationFrequency Generator & Integrated Buffers for Celeron & PII/III GNDREF GND3V66 3V66-0 3V66-1 3V66-2 VDD3V66 VDDPCI 1 *FS0/PCICLK0 1
Integrated Circuit Systems, Inc. ICS92-2 Frequency Generator & Integrated Buffers for Celeron & PII/III Recommended Application: 8/8E and Solano type chipset Output Features: 2 - CPUs @ 2.V, up to.mhz.
More informationProgrammable Frequency Generator & Integrated Buffers for Pentium III Processor VDDA *(AGPSEL)REF0 *(FS3)REF1 GND X1 X2
Integrated Circuit Systems, Inc. ICS94209 Programmable Frequency Generator & Integrated Buffers for Pentium III Processor Recommended Application: Single chip clock solution 630S chipset. Output Features:
More informationICS Frequency Generator & Integrated Buffers for PENTIUM/Pro TM. Integrated Circuit Systems, Inc. General Description.
Integrated Circuit Systems, Inc. ICS9248-39 Frequency Generator & Integrated Buffers for PENTIUM/Pro TM General Description The ICS9248-39 generates all clocks required for high speed RISC or CISC microprocessor
More informationProgrammable Frequency Generator & Integrated Buffers for Pentium III Processor VDDA *(AGPSEL)REF0 *(FS3)REF1 GND X1 X2
Integrated Circuit Systems, Inc. ICS9590 Programmable Frequency Generator & Integrated Buffers for Pentium III Processor Recommended Application: Single chip clock solution for IA platform. Output Features:
More informationICS AMD - K8 System Clock Chip. Integrated Circuit Systems, Inc. Pin Configuration ICS Recommended Application: AMD K8 Systems
Integrated Circuit Systems, Inc. ICS950401 AMD - K8 System Clock Chip Recommended Application: AMD K8 Systems Output Features: 2 - Differential pair push-pull CPU clocks @ 3.3V 7 - PCI (Including 1 free
More informationICS AMD-K7 TM System Clock Chip. Integrated Circuit Systems, Inc. Pin Configuration. 48-Pin SSOP & TSSOP
Integrated Circuit Systems, Inc. ICS95403 AMD-K7 TM System Clock Chip Recommended Application: ATI chipset with K7 systems Output Features: 3 differential pair open drain CPU clocks (.5V external pull-up;
More informationGeneral Purpose Frequency Timing Generator
Integrated Circuit Systems, Inc. ICS951601 General Purpose Frequency Timing Generator Recommended Application: General Purpose Clock Generator Output Features: 17 - PCI clocks selectable, either 33.33MHz
More informationFrequency Generator with 200MHz Differential CPU Clocks MHz_USB MHz_DOT 3V66_5 3V66_3 3V66_(4,2) REF CPUCLKT (2:0) 3 CPUCLKC (2:0)
Integrated Circuit Systems, Inc. ICS95080 Frequency Generator with 200MHz Differential CPU Clocks Recommended Application: CK-408 clock for BANIAS processor/ ODEM and MONTARA-G chipsets. Output Features:
More informationICS Low Skew Fan Out Buffers. Integrated Circuit Systems, Inc. General Description. Pin Configuration. Block Diagram. 28-Pin SSOP & TSSOP
Integrated Circuit Systems, Inc. ICS979-03 Low Skew Fan Out Buffers General Description The ICS979-03 generates low skew clock buffers required for high speed RISC or CISC microprocessor systems such as
More informationICS Pentium/Pro TM System Clock Chip. General Description. Pin Configuration. Block Diagram. Functionality. 48-Pin SSOP
ICS94802 Pentium/Pro TM System Clock Chip General Description Features Pin Configuration Block Diagram 48Pin SSOP Functionality Pentium is a trademark on Intel Corporation. 94802 Rev C /26/99 SEL CPUCLK,
More informationProgrammable Timing Control Hub for PII/III
ICS9558 Programmable Timing Control Hub for PII/III Recommended Application: 8/8E/85 and 85 B-Step type chipset Output Features: 2 - CPUs @ 2.5V 3 - SDRAM @ 3.3V 3-3V66 @ 3.3V 8 - PCI @3.3V - 24/48MHz@
More informationProgrammable Timing Control Hub for PII/III
ICS9562 Programmable Timing Control Hub for PII/III Recommended Application: VIA Mobile PL33T and PLE33T Chipsets. Output Features: 2 - CPU clocks @ 2.5V - Pairs of differential CPU clocks @ 3.3V 7 - PCI
More informationICS Low EMI, Spread Modulating, Clock Generator. Integrated Circuit Systems, Inc. Pin Configuration. Functionality. Block Diagram FSIN_1 FSIN_0
Integrated Circuit Systems, Inc. ICS9720 Low EMI, Spread Modulating, Clock Generator Features: ICS9720 is a Spread Spectrum Clock targeted for Mobile PC and LCD panel applications that generates an EMI-optimized
More informationICS2510C. 3.3V Phase-Lock Loop Clock Driver. Integrated Circuit Systems, Inc. General Description. Pin Configuration.
Integrated Circuit Systems, Inc. ICS250C 3.3V Phase-Lock Loop Clock Driver General Description The ICS250C is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology
More informationProgrammable Timing Control Hub for P4
ICS9592 Programmable Timing Control Hub for P4 Recommended Application: VIA P4/P4M/KT/KN266/333 style chipsets. Output Features: - Pair of differential CPU clocks @ 3.3V (CK48)/ - Pair of differential
More informationProgrammable Timing Control Hub for P4
ICS9598 Programmable Timing Control Hub for P4 Recommended Application: VIA Pro266/PN266/CLE266/CM4 chipset for PIII/Tualatin/C3 Processor Output Features: - Pair of differential CPU clocks @ 3.3V (CK48)/
More informationPCK2010RA CK98R (100/133MHz) RCC spread spectrum system clock generator
INTEGRATED CIRCUITS CK98R (100/133MHz) RCC spread spectrum Supersedes data of 2000 Dec 01 ICL03 PC Motherboard ICs; Logic Products Group 2001 Apr 02 FEATURES Mixed 2.5 V and 3.3 V operation Four CPU clocks
More information100-MHz Pentium II Clock Synthesizer/Driver with Spread Spectrum for Mobile or Desktop PCs
0 Features CY2280 100-MHz Pentium II Clock Synthesizer/Driver with Spread Spectrum for Mobile or Desktop PCs Mixed 2.5V and 3.3V operation Clock solution for Pentium II, and other similar processor-based
More informationSG500. Low Jitter Spectrum Clock Generator for PowerPC Designs. Approved Product. FREQUENCY TABLE (MHz) PRODUCT FEATURES CONNECTION DIAGRAM
PRODUCT FEATURES Supports Power PC CPU s. Supports simultaneous PCI and Fast PCI Buses. Uses external buffer to reduce EMI and Jitter PCI synchronous clock. Fast PCI synchronous clock Separated 3.3 volt
More informationProgrammable Timing Control Hub for P4
ICS9529 Programmable Timing Control Hub for P4 Recommended Application: CK-48 clock for Intel 845 chipset with P4 processor. Output Features: 3 - Pairs of differential CPU clocks (differential current
More informationMK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET MK1714-01 Description The MK1714-01 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread spectrum designed to generate high frequency clocks
More informationMK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET MK1714-02 Description The MK1714-02 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread designed to generate high frequency clocks with low
More informationICS DIMM Buffer. Integrated Circuit Systems, Inc. General Description. Block Diagram. Pin Configuration
Integrated Circuit Systems, Inc. ICS9179-12 3 DIMM Buffer General Description The ICS9179-12 is a buffer intended for reduced pin count 2 - chip Intel BX chipset designs An I 2 C interface is included,
More informationIDT Programmable Timing Control Hub TM for Next Gen P4 TM Processor ICS932S208 ICS932S208 DATASHEET. 56-pin SSOP & TSSOP
Programmable Timing Control Hub TM for Next Gen P4 TM Processor Recommended Application: CK409B clock, Intel Yellow Cover part, Server Applications Output Features: 4-0.7V current-mode differential CPU
More informationICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET
PRELIMINARY DATASHEET ICS348-22 Description The ICS348-22 synthesizer generates up to 9 high-quality, high-frequency clock outputs including multiple reference clocks from a low frequency crystal or clock
More informationICS High Performance Communication Buffer. Integrated Circuit Systems, Inc. General Description. Block Diagram.
Integrated Circuit Systems, Inc. ICS905 High Performance Communication Buffer General Description The ICS905 is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology
More informationICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET
DATASHEET ICS309 Description The ICS309 is a versatile serially-programmable, triple PLL with spread spectrum clock source. The ICS309 can generate any frequency from 250kHz to 200 MHz, and up to 6 different
More informationICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS180-51 Description The ICS180-51 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase-Locked Loop (PLL) technology
More informationICS650-40A ETHERNET SWITCH CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DTSHEET ICS650-40 Description The ICS650-40 is a clock chip designed for use as a core clock in Ethernet Switch applications. Using IDT s patented Phase-Locked Loop (PLL) techniques, the device takes a
More information932S806. Clock Chip for 2 and 4-way AMD K8-based servers 932S806. Pin Configuration
Clock Chip for 2 and 4-way AMD K8-based servers Recommended Application: Serverworks HT2100-based systems using AMD K8 processors Output Features: 6 - Pairs of AMD K8 clocks 5 - Pairs of SRC/PCI Express*
More informationICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET
PRELIMINARY DATASHEET ICS1493-17 Description The ICS1493-17 is a low-power, low-jitter clock synthesizer designed to replace multiple crystals and oscillators in portable audio/video systems. The device
More informationSpread Spectrum Frequency Timing Generator
Spread Spectrum Frequency Timing Generator Features Maximized EMI suppression using Cypress s Spread Spectrum technology Generates a spread spectrum copy of the provided input Selectable spreading characteristics
More informationICS Pin Configuration. Features/Benefits. Specifications. Block Diagram DATASHEET LOW EMI, SPREAD MODULATING, CLOCK GENERATOR.
DATASHEET LW EMI, SPREAD MDULATING, CLCK GENERATR ICS9730 Features/Benefits ICS9730 is a Spread Spectrum Clock targeted for Mobile PC and LCD panel applications that generates an EMI-optimized clock signal
More informationICS Low Skew PCI / PCI-X Buffer. General Description. Block Diagram. Pin Configuration. Pin Descriptions OE CLK0
Low Skew PCI / PCI-X Buffer General Description The ICS9112-27 is a high performance, low skew, low jitter PCI / PCI-X clock driver. It is designed to distribute high speed signals in PCI / PCI-X applications
More informationICS Low Cost DDR Phase Lock Loop Clock Driver. Pin Configuration. Functionality. Block Diagram. Integrated Circuit Systems, Inc.
Integrated Circuit Systems, Inc. ICS93716 Low Cost DDR Phase Lock Loop Clock Driver Recommended Application: DDR Clock Driver Product Description/Features: Low skew, low jitter PLL clock driver I 2 C for
More informationProgrammable Timing Control Hub TM for P4 TM
ICS9522 Programmable Timing Control Hub TM for P4 TM Recommended Application: CK-48 clock for Intel 845 chipset. Output Features: 3 - Pairs of differential CPU clocks @ 3.3V 3-3V66 @ 3.3V 9 - PCI @ 3.3V
More informationPCI-EXPRESS CLOCK SOURCE. Features
DATASHEET ICS557-01 Description The ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 100 MHz in a small 8-pin SOIC package.
More informationICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET
DATASHEET ICS601-01 Description The ICS601-01 is a low-cost, low phase noise, high-performance clock synthesizer for applications which require low phase noise and low jitter. It is IDT s lowest phase
More informationICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET
DATASHEET ICS552-01 Description The ICS552-01 produces 8 low-skew copies of the multiple input clock or fundamental, parallel-mode crystal. Unlike other clock drivers, these parts do not require a separate
More informationICS9112A-16. Low Skew Output Buffer. General Description. Pin Configuration. Block Diagram. 8 pin SOIC, TSSOP
Low Skew Output Buffer General Description The ICS92A-6 is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the REF
More informationFrequency Generator and Integrated Buffer for PENTIUM
Integrated Circuit Systems, Inc. ICS9159C-14 Frequency Generator and Integrated Buffer for PENTIUM General Description The ICS9159C-14 generates all clocks required for high speed RISC or CISC microprocessor
More informationICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET Description The is a low cost frequency generator designed to support networking and PCI applications. Using analog/digital Phase Locked-Loop (PLL) techniques, the device uses a standard fundamental
More informationFrequency Generator with 200MHz Differential CPU Clocks ICS ICS DATASHEET. Block Diagram. Frequency Select.
Frequency Generator with 200MHz Differential CPU Clocks Recommended Application: CK-408 clock with Buffered/Unbuffered mode supporting Almador, Brookdale, ODEM, and Montara-G chipsets with PIII/ P4 processor.
More informationDDRT0_SDRAM0 DDRC0_SDRAM1 DDRT1_SDRAM2 DDRC1_SDRAM3 DDRT2_SDRAM4 DDRC2_SDRAM5 DDRT3_SDRAM6 DDRC3_SDRAM7 DDRT4_SDRAM8 DDRC4_SDRAM9
Integrated Circuit Systems, Inc. ICS93738 DDR and SDRAM Buffer Recommended Application: DDR & SDRAM fanout buffer, for VIA P4X/KT66/333 chipsets. Product Description/Features: Low skew, fanout buffer to
More informationICS512 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS512 Description The ICS512 is the most cost effective way to generate a high-quality, high frequency clock output and a reference clock from a lower frequency crystal or clock input. The name
More informationFIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER. Features VDD PLL1 PLL2 GND
DATASHEET ICS252 Description The ICS252 is a low cost, dual-output, field programmable clock synthesizer. The ICS252 can generate two output frequencies from 314 khz to 200 MHz using up to two independently
More informationICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS180-01 Description The ICS180-01 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase Locked Loop (PLL) technology
More informationICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS502 Description The ICS502 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output and a reference from a lower frequency crystal or clock input. The
More informationMK AMD GEODE GX2 CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK1491-09 Description The MK1491-09 is a low-cost, low-jitter, high-performance clock synthesizer for AMD s Geode-based computer and portable appliance applications. Using patented analog Phased-Locked
More informationTRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features
DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency
More informationICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS557-0 Description The ICS557-0 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 00 MHz in a small 8-pin SOIC package.
More informationPI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram
Features ÎÎPCIe 3.0 compliant à à PCIe 3.0 Phase jitter - 0.45ps RMS (High Freq. Typ.) ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz crystal or clock input frequency ÎÎHCSL outputs, 0.8V
More information2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features
DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential
More informationICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET Description The is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. IDT introduced
More informationPeak Reducing EMI Solution
Peak Reducing EMI Solution Features Cypress PREMIS family offering enerates an EMI optimized clocking signal at the output Selectable input to output frequency Single 1.% or.% down or center spread output
More informationPT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description
Features Zero ppm multiplication error Input crystal frequency of 5-30 MHz Input clock frequency of - 50 MHz Output clock frequencies up to 200 MHz Peak to Peak Jitter less than 200ps over 200ns interval
More informationMK74CB218 DUAL 1 TO 8 BUFFALO CLOCK DRIVER. Description. Features. Block Diagram DATASHEET. Family of IDT Parts
DTSHEET MK74CB218 Description The MK74CB218 Buffalo is a monolithic CMOS high speed clock driver. It consists of two identical single input to eight low-skew output, non-inverting clock drivers. This eliminates
More informationProgrammable Timing Control Hub for Intel-based Servers
Programmable Timing Control Hub for Intel-based Servers Recommended Application: CK41B clock for Intel-based servers Output Features: 4 -.7V current-mode differential CPU pairs 5 -.7V current-mode differential
More informationICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET ICS662-03 Description The ICS662-03 provides synchronous clock generation for audio sampling clock rates derived from an HDTV stream. The device uses the latest PLL technology to provide superior
More information440BX AGPset Spread Spectrum Frequency Synthesizer
440BX APset Spread Spectrum Frequency Synthesizer Features Maximized electromagnetic interference (EMI) suppression using Cypress s Spread Spectrum technology Single-chip system frequency synthesizer for
More informationICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET
DATASHEET ICS10-52 Description The ICS10-52 generates a low EMI output clock from a clock or crystal input. The device uses ICS proprietary mix of analog and digital Phase-Locked Loop (PLL) technology
More informationLOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501A Description The ICS501A LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationLOW PHASE NOISE CLOCK MULTIPLIER. Features
DATASHEET Description The is a low-cost, low phase noise, high performance clock synthesizer for applications which require low phase noise and low jitter. It is IDT s lowest phase noise multiplier. Using
More informationMK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK2705 Description The MK2705 provides synchronous clock generation for audio sampling clock rates derived from an MPEG stream, or can be used as a standalone clock source with a 27 MHz crystal.
More informationAV9108. CPU Frequency Generator. Integrated Circuit Systems, Inc. General Description. Features. Block Diagram
Integrated Circuit Systems, Inc. AV98 CPU Frequency Generator General Description The AV98 offers a tiny footprint solution for generating two simultaneous clocks. One clock, the REFCLK, is a fixed output
More informationICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01
DATASHEET ICS542 Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide
More informationFeatures VDD 1 CLK1. Output Divide PLL 2 OE0 GND VDD. IN Transition Detector CLK1 INB. Output Divide PLL 2 OE0 GND
DATASHEET ICS58-0/0 Description The ICS58-0/0 are glitch free, Phase Locked Loop (PLL) based clock multiplexers (mux) with zero delay from input to output. They each have four low skew outputs which can
More informationICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS660 Description The ICS660 provides clock generation and conversion for clock rates commonly needed in digital video equipment, including rates for MPEG, NTSC, PAL, and HDTV. The ICS660 uses
More informationICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS511 Description The ICS511 LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationPI6C PCI Express Clock. Product Features. Description. Block Diagram. Pin Configuration
Product Features ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz input frequency ÎÎHCSL outputs, 0.7V Current mode differential pair ÎÎJitter 60ps cycle-to-cycle (typ) ÎÎSpread of ±0.5%,
More informationPROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR
PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR IDTCV126 FEATURES: One high precision PLL for CPU, SSC, and N programming One high precision PLL for SRC/PCI, SSC, and N programming One high precision PLL for
More informationICS Glitch-Free Clock Multiplexer
Description The ICS580-01 is a clock multiplexer (mux) designed to switch between 2 clock sources with no glitches or short pulses. The operation of the mux is controlled by an input pin but the part can
More informationFeatures VDD 2. 2 Clock Synthesis and Control Circuitry. Clock Buffer/ Crystal Oscillator GND
DATASHEET Description The is a low cost, low jitter, high performance clock synthesizer for networking applications. Using analog Phase-Locked Loop (PLL) techniques, the device accepts a.5 MHz or 5.00
More informationIDT5V60014 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET IDT5V60014 Description The IDT5V60014 is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques.
More informationICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS670-04 Description The ICS670-04 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. It is identical
More informationICS9FG107. Programmable FTG for Differential P4 TM CPU, PCI-Express & SATA Clocks DATASHEET. Description
DATASHEET Programmable FTG for Differential P4 TM CPU, PCI-Express & SATA Clocks ICS9FG107 Description ICS9FG107 is a Frequency Timing Generator that provides 7 differential output pairs that are compliant
More informationICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS670-02 Description The ICS670-02 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. Part of IDT
More informationIDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET IDT9170B Description The IDT9170B generates an output clock which is synchronized to a given continuous input clock with zero delay (±1ns at 5 V VDD). Using IDT s proprietary phase-locked loop
More informationICSSSTVA DDR 14-Bit Registered Buffer. Pin Configuration. Truth Table Pin TSSOP 6.10 mm. Body, 0.50 mm. pitch = TSSOP. Block Diagram H H H
DDR 14-Bit Registered Buffer Recommended Applications: DDR Memory Modules Provides complete DDR DIMM logic solution with ICS93857 or ICS95857 SSTL_2 compatible data registers DDR400 recommended (backward
More informationICS LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER. Features. Description. Block Diagram INA INB SELA
BUFFER Description The ICS552-02 is a low skew, single-input to eightoutput clock buffer. The device offers a dual input with pin select for glitch-free switching between two clock sources. It is part
More informationICSSSTV DDR 24-Bit to 48-Bit Registered Buffer. Integrated Circuit Systems, Inc. Pin Configuration. Truth Table 1.
Integrated Circuit Systems, Inc. ICSSSTV32852 DDR 24-Bit to 48-Bit Registered Buffer Recommended Application: DDR Memory Modules Provides complete DDR DIMM logic solution with ICS93V857 or ICS95V857 SSTL_2
More informationMK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET MK1413 Description The MK1413 is the ideal way to generate clocks for MPEG audio devices in computers. The device uses IDT s proprietary mixture of analog and digital Phase-Locked Loop (PLL)
More informationPI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)
PCIe.0 Clock Generator with HCSL Outputs for Automotive Applications Features ÎÎPCIe.0 compliant à à Phase jitter -.1ps RMS (typ) ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz crystal
More informationICS97U2A845A Advance Information
Integrated Circuit Systems, Inc. ICS97U2A845A 1.8V Low-Power Wide-Range Frequency Clock Driver Recommended Application: DDR2 Memory Modules / Zero Delay Board Fan Out Provides complete DDR DIMM logic solution
More informationICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET Description The generates four high-quality, high-frequency clock outputs. It is designed to replace multiple crystals and crystal oscillators in networking applications. Using ICS patented Phase-Locked
More informationThe PL is an advanced Spread Spectrum clock generator (SSCG), and a member of PicoPLL Programmable Clock family.
FEATURES Advanced programmable PLL with Spread Spectrum Reference Clock input o 1MHz to 200MHz Output Frequency o
More informationProgrammable Timing Control Hub for P4
ICS9522 Programmable Timing Control Hub for P4 Recommended Application: CK-48 clock for Intel 845 chipset. Output Features: 3 - Pairs of differential CPU clocks @ 3.3V 3-3V66 @ 3.3V 9 - PCI @ 3.3V 2-48MHz
More informationCDC MHz CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS WITH 3-STATE OUTPUTS
Supports Pentium III Class Motherboards Uses a 14.318-MHz Crystal Input to Generate Multiple Output Frequencies Includes Spread Spectrum Clocking (SSC), 0.5% Downspread for Reduced EMI Performance Power
More informationFeatures. EXTERNAL PULLABLE CRYSTAL (external loop filter) FREQUENCY MULTIPLYING PLL 2
DATASHEET 3.3 VOLT COMMUNICATIONS CLOCK VCXO PLL MK2049-34A Description The MK2049-34A is a VCXO Phased Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 khz
More informationNote: ^ Deno tes 60K Ω Pull-up resisto r. Phase Detector F VCO = F REF * (M/R) F OUT = F VCO / P
FEATURES Advanced programmable PLL with Spread Spectrum Crystal or Reference Clock input o Fundamental crystal: 10MHz to 40MHz o Reference input: 1MHz to 200MHz Accepts 0.1V reference signal input voltage
More informationLOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501 Description The ICS501 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More information