ICS Pin Configuration. Features/Benefits. Specifications. Block Diagram DATASHEET LOW EMI, SPREAD MODULATING, CLOCK GENERATOR.
|
|
- Wilfred Simpson
- 5 years ago
- Views:
Transcription
1 DATASHEET LW EMI, SPREAD MDULATING, CLCK GENERATR ICS9730 Features/Benefits ICS9730 is a Spread Spectrum Clock targeted for Mobile PC and LCD panel applications that generates an EMI-optimized clock signal (EMI peak reduction of 7-4 db on 3rd-9th harmonics) through use of Spread Spectrum techniques. ICS9730 focuses on the lower input frequency range of 4.38 to MHz with a spread modulation of 20kHz to 40kHz. Specifications Supply Voltages: VDD = 3.3V ±0.3V Frequency range: 4.38 MHz <Fin > 80 MHz Cyc to Cyc jitter: <50ps utput duty cycle 45-55% 0 C to +85 C operation 8-pin SIC Reference input Pin Configuration CLKIN VDD 2 GND 3 CLKUT 4 Functionality 8 Pin SIC * Internal Pull-Up Resistor 8 PD#* 7 SCLK 6 SDATA 5 REF_UT/FS_IN* FSIN_ MHz Spread % default MHz in --> 27MHz out -0.8 down spread 27.00MHz in --> 27.00MHz out -.25 down spread Block Diagram IDT LW EMI, SPREAD MDULATING, CLCK GENERATR ICS9730 REV F 066
2 ICS9730 LW EMI, SPREAD MDULATING, CLCK GENERATR Pin Descriptions PIN # PIN NAME PIN TYPE DESCRIPTIN CLKIN PWR Input for reference clock. 2 VDD IN Power supply, nominal 3.3V 3 GND UT Ground pin. 4 CLKUT I/ Modulated clock output. 5 REF_UT/FS_IN* I/ Un-modulated 3.3V reference clock output. Frequency select latch input. Refer to the functionality table. 6 SDATA PWR Data pin for SMBus circuitry, 5V tolerant. 7 SCLK PWR Clock pin of SMBus circuitry, 5V tolerant. 8 PD#* PWR Asynchronous active low input pin, with 20Kohm internal pull-up resistor, used to power down the device. The internal clocks are disabled and the VC and the crystal are stopped. * Internal Pull-Up Resistor ** Internal Pull-Down Resistor IDT LW EMI, SPREAD MDULATING, CLCK GENERATR 2 ICS9730 REV F 066
3 ICS9730 LW EMI, SPREAD MDULATING, CLCK GENERATR Table : Frequency Configuration (see I2C 0) 4in/27out FS4 FS3 FS2 FS FS0 Sprd Type Sprd % DWN SPREAD (-) CENTER SPD (+/-) DWN SPREAD (-) CTR SPD +/-0.3 4in/4out 27in/27out 48in/48out 66in/66out DWN SPREAD (-) CENTER SPD (+/-) DWN SPREAD 0.25 (-) CENTER 0.50 SPD (+/-).00 Above is the hard coded 5 bit (32 entry) RM table. FS3:0 are NLY accessible through I2C software programming bits (byte0 bits5:7). FS4 can also be decoded from FS_IN latched input hardware pins. FS_IN FS4. Upon power-up the default is to use hardware selection of FS_IN latched value. FS3 = 0, FS2 = 0, FS = 0, FS0 = upon power-up (refer to the functionality table on page ). To access non-default spread entries in the RM, byte0 programming should be used. In order to change the power up default of FS_IN = (-.25% down spread) to any other spread % entry, first change byte0bit 0 to software selection by switching this bit to a and then program the desired percentage by changing byte0 bits 7:3. IDT LW EMI, SPREAD MDULATING, CLCK GENERATR 3 ICS9730 REV F 066
4 ICS9730 LW EMI, SPREAD MDULATING, CLCK GENERATR General SMBus Serial Interface Information How to Write Controller (host) sends a start bit Controller (host) sends the write address Controller (host) sends the beginning byte location = N Controller (host) sends the byte count = X Controller (host) starts sending N through N+X- each byte one at a time Controller (host) sends a Stop bit Index Block Write peration Controller (Host) IDT (Slave/Receiver) T start bit Slave Address WR WRite Beginning = N Data Count = X Beginning N N + X - P stop bit Read Address D5 (H) X Write Address D4 (H) How to Read Controller (host) will send a start bit Controller (host) sends the write address Controller (host) sends the beginning byte location = N Controller (host) will send a separate start bit Controller (host) sends the read address IDT clock will send the data byte count = X IDT clock sends N+X- IDT clock sends 0 through X (if X (H) was written to 8) Controller (host) will need to acknowledge each byte Controller (host) will send a not acknowledge bit Controller (host) will send a stop bit Index Block Read peration Controller (Host) IDT (Slave/Receiver) T start bit Slave Address WR WRite Beginning = N RT Repeat start Slave Address RD ReaD N P Not acknowledge stop bit X Data Count=X Beginning N N + X - IDT LW EMI, SPREAD MDULATING, CLCK GENERATR 4 ICS9730 REV F 066
5 ICS9730 LW EMI, SPREAD MDULATING, CLCK GENERATR 0 Pin # Name Control Function Type 0 PWD Bit 7 - FS0 Spread/FS0 RW Srpead Pecentage Bit 6 - FS Spread/FS RW 0 See Table Bit 5 FS2 Spread/FS2 RW 0 These are I2C bits Bit 4 FS3 Spread/FS3 RW 0 only Bit 3 FS4 FS4 RW 0 Bit 2 PD# Tri_Sate PD# Tri_Sate RW Hi-Z LW Bit Spread Enable Spread Enable RW FF N Bit 0 HW/SW Control Spread Spectrum Control FS 3:4 Hard/Software Select RW HW SW 0 Pin # Name Control Function Type 0 PWD Bit 7 REF_UT REF_UT_Enable RW Disable Enable Bit 6 - REF_UT Slew Rate REF-UT RW Nominal Fast Bit 5 FS-IN_ FS-IN_ Readback R - - X Bit 4 (Reserved) (Reserved) R Bit 3 CLK_UT Slew Rate CLK-UT RW Nominal Fast Bit 2 CLK_UT CLK_UT_Enable RW Disable Enable Bit (Reserved) (Reserved) R - - Bit 0 (Reserved) (Reserved) R Pin # Name Control Function Type 0 PWD Bit 7 x - (Reserved) Bit 6 x (Reserved) (Reserved) RW Disable Enable Bit 5 x (Reserved) (Reserved) RW Disable Enable Bit 4 x (Reserved) (Reserved) RW Disable Enable Bit 3 x (Reserved) (Reserved) RW Disable Enable Bit 2 x (Reserved) (Reserved) RW Disable Enable Bit x (Reserved) (Reserved) RW Disable Enable Bit 0 x (Reserved) (Reserved) RW Disable Enable 3 Pin # Name Control Function Type 0 PWD Bit 7 X (Reserved) (Reserved) RW - - Bit 6 X (Reserved) (Reserved) RW - - Bit 5 X (Reserved) (Reserved) RW - - Bit 4 X (Reserved) (Reserved) RW - - Bit 3 x (Reserved) (Reserved) RW - - Bit 2 X (Reserved) (Reserved) RW - - Bit X (Reserved) (Reserved) RW - - Bit 0 X (Reserved) (Reserved) RW - - IDT LW EMI, SPREAD MDULATING, CLCK GENERATR 5 ICS9730 REV F 066
6 ICS9730 LW EMI, SPREAD MDULATING, CLCK GENERATR 4 Pin # Name Control Function Type 0 PWD Bit 7 X (Reserved) (Reserved) RW - - Bit 6 X (Reserved) (Reserved) RW - - Bit 5 X (Reserved) (Reserved) RW - - Bit 4 X (Reserved) (Reserved) RW - - Bit 3 X (Reserved) (Reserved) RW - - Bit 2 X (Reserved) (Reserved) RW - - Bit X (Reserved) (Reserved) RW - - Bit 0 X (Reserved) (Reserved) RW Pin # Name Control Function Type 0 PWD Bit 7 X (Reserved) (Reserved) Bit 6 X (Reserved) (Reserved) Bit 5 X (Reserved) (Reserved) Bit 4 X (Reserved) (Reserved) Bit 3 X (Reserved) (Reserved) RW - - Bit 2 X (Reserved) (Reserved) RW - - Bit X (Reserved) (Reserved) RW - - Bit 0 X (Reserved) (Reserved) RW Pin # Name Control Function Type 0 PWD Bit 7 X Revision ID Bit 3 (Reserved) R - - Bit 6 X Revision ID Bit 2 (Reserved) R - - Bit 5 X Revision ID Bit (Reserved) R - - Bit 4 X Revision ID Bit 0 (Reserved) R - - Bit 3 X Vendor ID Bit 3 (Reserved) R - - Bit 2 X Vendor ID Bit 2 (Reserved) R - - Bit X Vendor ID Bit (Reserved) R - - Bit 0 X Vendor ID Bit 0 (Reserved) R - - IDT LW EMI, SPREAD MDULATING, CLCK GENERATR 6 ICS9730 REV F 066
7 ICS9730 LW EMI, SPREAD MDULATING, CLCK GENERATR Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the ICS9730. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range. Electrical Characteristics Input/Supply/Common utput Parameters T A = 0-85 C; Supply Voltage V DD = 3.3 V +/-5% PARAMETER SYMBL CNDITINS MIN TYP MAX UNITS Input High Voltage V IH 2 V DD V Input Low Voltage V IL V SS V Input High Current I IH V IN = V DD -5 5 ma Input Low Current I IL V IN = 0 V; Inputs with no pull-up resistors -5 ma Powerdown Current I DD3. 3PD 5 ma perating Current I DD3.3P fin = 4.38MHz ma fin = 66.67MHz ma Input Frequency Fi V DD = 3.3 V 4.38 MHz Pin Inductance Lpin 7 nh C IN Logic Inputs 5 pf Input Capacitance C UT utput pin capacitance 6 pf C INX X & X2 pins pf Transition time T tra ns To st crossing of target frequency 3 ms Settling time Ts From st crossing to % target frequency 3 ms Clk Stabilization T STAB From V DD = 3.3 V to % target frequency 3 ms Delay t PZH,t PZL utput enable delay (all outputs) 0 ns Guaranteed by design, not 00% tested in production. 2 perating current depends on both the input and output frequencies. The values shown represent the upper and lower extremes. The higher the input/output frequency, the higher the current draw. The relationship is linear. IDT LW EMI, SPREAD MDULATING, CLCK GENERATR 7 ICS9730 REV F 066
8 ICS9730 LW EMI, SPREAD MDULATING, CLCK GENERATR Electrical Characteristics CLKUT T A = 0-85 C; V DD = 3.3V +/-5%; C L = 5 pf (unless otherwise specified) PARAMETER SYMBL CNDITINS MIN TYP MAX UNITS utput High Voltage V H 3 I H = - ma 2.4 V utput Low Voltage V L3 I L = ma 0.4 Rise Time tr3 V L = 0.4V, V H = 0.86V ns Fall Time tf3 V H = 0.86V V L = 0.4V ns measurement from differential wavefrom - Duty Cycle d t3 0.35V to +035V % Jitter, Cycle to cycle t jcyc-cyc V T = 50% ps Guaranteed by design, not 00% tested in production. Electrical Characteristics REF T A = 0-85 C; V DD = 3.3V +/-5%; C L = 5 pf (unless otherwise specified) PARAMETER SYMBL CNDITINS MIN TYP MAX UNITS utput Frequency F 4.38 MHz utput Impedance R DSP V = V DD *(0.5) Ω utput High Voltage V H I H = - ma 2.4 V utput Low Voltage V L I L = ma 0.4 V utput High Current I H V H@MIN =.0 V, V H@MAX = 3.35 V ma utput Low Current I L V MIN =.95 V, V = 0.4 V ma Rise Time t r V L = 0.4 V, V H = 2.4 V.2 2 ns Fall Time t f V H = 2.4 V, V L = 0.4 V.2 2 ns Duty Cycle d t V T =.5 V % Jitter t jcyc-cyc V T =.5 V ps Guaranteed by design, not 00% tested in production. IDT LW EMI, SPREAD MDULATING, CLCK GENERATR 8 ICS9730 REV F 066
9 ICS9730 LW EMI, SPREAD MDULATING, CLCK GENERATR Package utline and Package Dimensions (8-pin SIC, 50 Mil. Body) Package dimensions are kept current with JEDEC Publication No Millimeters Inches INDEX AREA 2 D E H Symbol Min Max Min Max A A B C D E e.27 BASIC BASIC H h L α A h x 45 A - C - C e B SEATING PLANE.0 (.004) C L rdering Information Part / rder Number Shipping Packaging Package Temperature 9730AMLF Tubes 8-pin SIC 0 to +85 C 9730AMLFT Tape and Reel 8-pin SIC 0 to +85 C "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant. A is the device revision designator (will not correlate with the datasheet revision). While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments. IDT LW EMI, SPREAD MDULATING, CLCK GENERATR 9 ICS9730 REV F 066
10 ICS9730 LW EMI, SPREAD MDULATING, CLCK GENERATR Revision History Rev. B C D E F Issue Date Who Description Page # 06/25/04 Add Lead Free package description to rdering Information 0 06/29/04 Add Revision History table to datasheet. 05/23/05. Revise ABS max ratings. 2. Updated REF Electrical Characteristics table. 3. Updated LF ordering information from "lead free" to "RoHS compliant" /04/08 Updated MLF ordering info 9 06/6/ RDW. Added operating current specs that were inadvertantly ommitted 2. Updated ordering info to latest format 3. Changed CL from "0-20 pf" to 5 pf, 7-9 IDT LW EMI, SPREAD MDULATING, CLCK GENERATR 0 ICS9730 REV F 066
11 ICS9730 LW EMI, SPREAD MDULATING, CLCK GENERATR SYNTHESIZERS Innovate with IDT and accelerate your future networks. Contact: For Sales Fax: For Tech Support Corporate Headquarters Integrated Device Technology, Inc Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, ICS, and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA
ICS Low EMI, Spread Modulating, Clock Generator. Integrated Circuit Systems, Inc. Pin Configuration. Functionality. Block Diagram FSIN_1 FSIN_0
Integrated Circuit Systems, Inc. ICS9720 Low EMI, Spread Modulating, Clock Generator Features: ICS9720 is a Spread Spectrum Clock targeted for Mobile PC and LCD panel applications that generates an EMI-optimized
More informationCLOCK DISTRIBUTION CIRCUIT. Features
DATASHEET CLCK DISTRIBUTIN CIRCUIT IDT6P30006A Description The IDT6P30006A is a low-power, eight output clock distribution circuit. The device takes a TCX or LVCMS input and generates eight high-quality
More informationICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS180-51 Description The ICS180-51 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase-Locked Loop (PLL) technology
More informationICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS180-01 Description The ICS180-01 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase Locked Loop (PLL) technology
More informationICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET ICS662-03 Description The ICS662-03 provides synchronous clock generation for audio sampling clock rates derived from an HDTV stream. The device uses the latest PLL technology to provide superior
More informationMK DIFFERENTIAL SPREAD SPECTRUM CLOCK DRIVER. Features. Description. Block Diagram DATASHEET
DATASHEET MK1493-05 Description The MK1493-05 is a spread-spectrum clock generator used as a companion chip with a CK410 system clock. The device is used in a PC or embedded system to substantially reduce
More informationGeneral Purpose Frequency Timing Generator
Integrated Circuit Systems, Inc. ICS951601 General Purpose Frequency Timing Generator Recommended Application: General Purpose Clock Generator Output Features: 17 - PCI clocks selectable, either 33.33MHz
More informationMK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET MK1413 Description The MK1413 is the ideal way to generate clocks for MPEG audio devices in computers. The device uses IDT s proprietary mixture of analog and digital Phase-Locked Loop (PLL)
More informationMK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET MK1714-01 Description The MK1714-01 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread spectrum designed to generate high frequency clocks
More informationICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01
DATASHEET ICS542 Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide
More informationLOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501A Description The ICS501A LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationMK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET MK1714-02 Description The MK1714-02 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread designed to generate high frequency clocks with low
More informationLOW SKEW 1 TO 4 CLOCK BUFFER. Features
DATASHEET ICS651 Description The ICS651 is a low skew, single input to four output, clock buffer. Part of IDT s ClockBlocks TM family, this is a low skew, small clock buffer. IDT makes many non-pll and
More informationICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET Description The is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. IDT introduced
More informationFeatures VDD. PLL Clock Synthesis and Spread Spectrum Circuitry GND
DATASHEET ICS7151 Description The ICS7151-10, -20, -40, and -50 are clock generators for EMI (Electro Magnetic Interference) reduction (see below for frequency ranges and multiplier ratios). Spectral peaks
More informationICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET
DATASHEET ICS309 Description The ICS309 is a versatile serially-programmable, triple PLL with spread spectrum clock source. The ICS309 can generate any frequency from 250kHz to 200 MHz, and up to 6 different
More informationICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS2304NZ-1 Description The ICS2304NZ-1 is a high-performance, low skew, low jitter PCI/PCI-X clock driver. It is designed to distribute high-speed signals in PCI/PCI-X applications operating
More informationICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS553 Description The ICS553 is a low skew, single input to four output, clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest skew, small clock buffer. See the ICS552-02 for
More informationICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET
DATASHEET ICS10-52 Description The ICS10-52 generates a low EMI output clock from a clock or crystal input. The device uses ICS proprietary mix of analog and digital Phase-Locked Loop (PLL) technology
More informationICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET
PRELIMINARY DATASHEET ICS1493-17 Description The ICS1493-17 is a low-power, low-jitter clock synthesizer designed to replace multiple crystals and oscillators in portable audio/video systems. The device
More informationICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET Description The is a low cost frequency generator designed to support networking and PCI applications. Using analog/digital Phase Locked-Loop (PLL) techniques, the device uses a standard fundamental
More informationICS512 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS512 Description The ICS512 is the most cost effective way to generate a high-quality, high frequency clock output and a reference clock from a lower frequency crystal or clock input. The name
More informationSERIALLY PROGRAMMABLE CLOCK SOURCE. Features
DATASHEET ICS307-02 Description The ICS307-02 is a versatile serially programmable clock source which takes up very little board space. It can generate any frequency from 6 to 200 MHz and have a second
More informationICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS558A-02 Description The ICS558A-02 accepts a high-speed LVHSTL input and provides four CMOS low skew outputs from a selectable internal divider (divide by 3, divide by 4). The four outputs
More informationICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS502 Description The ICS502 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output and a reference from a lower frequency crystal or clock input. The
More informationICS7151A-50 SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS7151A-50 Description The ICS7151A-50 is a clock generator for EMI (Electromagnetic Interference) reduction. Spectral peaks are attenuated by modulating the system clock frequency. Down or
More informationFeatures VDD 1 CLK1. Output Divide PLL 2 OE0 GND VDD. IN Transition Detector CLK1 INB. Output Divide PLL 2 OE0 GND
DATASHEET ICS58-0/0 Description The ICS58-0/0 are glitch free, Phase Locked Loop (PLL) based clock multiplexers (mux) with zero delay from input to output. They each have four low skew outputs which can
More informationMK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK2705 Description The MK2705 provides synchronous clock generation for audio sampling clock rates derived from an MPEG stream, or can be used as a standalone clock source with a 27 MHz crystal.
More informationICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS670-02 Description The ICS670-02 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. Part of IDT
More informationLOW PHASE NOISE CLOCK MULTIPLIER. Features
DATASHEET Description The is a low-cost, low phase noise, high performance clock synthesizer for applications which require low phase noise and low jitter. It is IDT s lowest phase noise multiplier. Using
More informationICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET
DATASHEET ICS722 Description The ICS722 is a low cost, low-jitter, high-performance 3.3 volt designed to replace expensive discrete s modules. The on-chip Voltage Controlled Crystal Oscillator accepts
More informationICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS660 Description The ICS660 provides clock generation and conversion for clock rates commonly needed in digital video equipment, including rates for MPEG, NTSC, PAL, and HDTV. The ICS660 uses
More informationNETWORKING CLOCK SYNTHESIZER. Features
DATASHEET ICS650-11 Description The ICS650-11 is a low cost, low jitter, high performance clock synthesizer customized for BroadCom. Using analog Phase-Locked Loop (PLL) techniques, the device accepts
More informationICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET
DATASHEET ICS552-01 Description The ICS552-01 produces 8 low-skew copies of the multiple input clock or fundamental, parallel-mode crystal. Unlike other clock drivers, these parts do not require a separate
More informationLOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501 Description The ICS501 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET
DATASHEET ICS601-01 Description The ICS601-01 is a low-cost, low phase noise, high-performance clock synthesizer for applications which require low phase noise and low jitter. It is IDT s lowest phase
More informationICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS511 Description The ICS511 LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationMK5811C LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET MK5811C Description The MK5811C device generates a low EMI output clock from a clock or crystal input. The device is designed to dither a high emissions clock to lower EMI in consumer applications.
More informationMK2703 PLL AUDIO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET MK2703 Description The MK2703 is a low-cost, low-jitter, high-performance PLL clock synthesizer designed to replace oscillators and PLL circuits in set-top box and multimedia systems. Using IDT
More informationIDT5V60014 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET IDT5V60014 Description The IDT5V60014 is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques.
More informationMK VCXO AND SET-TOP CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK2771-16 Description The MK2771-16 is a low-cost, low-jitter, high-performance VCXO and clock synthesizer designed for set-top boxes. The on-chip Voltage Controlled Crystal Oscillator accepts
More informationFIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER. Features VDD PLL1 PLL2 GND
DATASHEET ICS252 Description The ICS252 is a low cost, dual-output, field programmable clock synthesizer. The ICS252 can generate two output frequencies from 314 khz to 200 MHz using up to two independently
More informationIDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET IDT9170B Description The IDT9170B generates an output clock which is synchronized to a given continuous input clock with zero delay (±1ns at 5 V VDD). Using IDT s proprietary phase-locked loop
More informationICS650-40A ETHERNET SWITCH CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DTSHEET ICS650-40 Description The ICS650-40 is a clock chip designed for use as a core clock in Ethernet Switch applications. Using IDT s patented Phase-Locked Loop (PLL) techniques, the device takes a
More informationTRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features
DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency
More informationMK3722 VCXO PLUS AUDIO CLOCK FOR STB. Description. Features. Block Diagram DATASHEET
DATASHEET MK3722 Description The MK3722 is a low cost, low jitter, high performance VCXO and PLL clock synthesizer designed to replace expensive discrete VCXOs and multipliers. The patented on-chip Voltage
More informationFeatures. EXTERNAL PULLABLE CRYSTAL (external loop filter) FREQUENCY MULTIPLYING PLL 2
DATASHEET 3.3 VOLT COMMUNICATIONS CLOCK VCXO PLL MK2049-34A Description The MK2049-34A is a VCXO Phased Locked Loop (PLL) based clock synthesizer that accepts multiple input frequencies. With an 8 khz
More informationPCI-EXPRESS CLOCK SOURCE. Features
DATASHEET ICS557-01 Description The ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 100 MHz in a small 8-pin SOIC package.
More informationICS7152A SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram. Product Lineup DATASHEET
DATASHEET ICS7152A Description The ICS7152A-02 and -11 are clock generators for EMI (Electromagnetic Interference) reduction (see below for frequency ranges and multiplier ratios). Spectral peaks are attenuated
More informationFrequency Generator & Integrated Buffers for Celeron & PII/III TM *SEL24_48#/REF0 VDDREF X1 X2 GNDREF GND3V66 3V66-0 3V66-1 3V66-2 VDD3V66 VDDPCI
Integrated Circuit Systems, Inc. ICS9248-38 Frequency Generator & Integrated Buffers for Celeron & PII/III TM Recommended Application: 80/80E and Solano type chipset. Output Features: 2- CPUs @ 2.5V 9
More informationICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET
PRELIMINARY DATASHEET ICS348-22 Description The ICS348-22 synthesizer generates up to 9 high-quality, high-frequency clock outputs including multiple reference clocks from a low frequency crystal or clock
More informationICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS670-04 Description The ICS670-04 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. It is identical
More informationICS HIGH PERFORMANCE VCXO. Features. Description. Block Diagram DATASHEET
DATASHEET ICS3726-02 Description The ICS3726-02 is a low cost, low-jitter, high-performance designed to replace expensive discrete s modules. The ICS3726-02 offers a wid operating frequency range and high
More informationICS GLITCH-FREE CLOCK MULITPLEXER. Features. Description. Block Diagram DATASHEET
DATASHEET ICS580-01 Description The ICS580-01 is a clock multiplexer (mux) designed to switch between two clock sources with no glitches or short pulses. The operation of the mux is controlled by an input
More informationFeatures VDD 2. 2 Clock Synthesis and Control Circuitry. Clock Buffer/ Crystal Oscillator GND
DATASHEET Description The is a low cost, low jitter, high performance clock synthesizer for networking applications. Using analog Phase-Locked Loop (PLL) techniques, the device accepts a.5 MHz or 5.00
More informationMK3711 LOW COST 8 TO 16 MHZ 3.3 VOLT VCXO. Features. Description. Block Diagram DATASHEET
DATASHEET MK3711 Description The MK3711D is a drop-in replacement for the original MK3711S device. Compared to these earlier devices, the MK3711D offers a wider operating frequency range and improved power
More informationICS9P936. Low Skew Dual Bank DDR I/II Fan-out Buffer DATASHEET. Description. Pin Configuration
DATASHEET Description Dual DDR I/II fanout buffer for VIA Chipset Output Features Low skew, fanout buffer SMBus for functional and output control Single bank 1-6 differential clock distribution 1 pair
More informationMK AMD GEODE GX2 CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK1491-09 Description The MK1491-09 is a low-cost, low-jitter, high-performance clock synthesizer for AMD s Geode-based computer and portable appliance applications. Using patented analog Phased-Locked
More informationICS663 PLL BUILDING BLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET ICS663 Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled
More informationMK74CB218 DUAL 1 TO 8 BUFFALO CLOCK DRIVER. Description. Features. Block Diagram DATASHEET. Family of IDT Parts
DTSHEET MK74CB218 Description The MK74CB218 Buffalo is a monolithic CMOS high speed clock driver. It consists of two identical single input to eight low-skew output, non-inverting clock drivers. This eliminates
More informationFeatures. Phase Detector, Charge Pump, and Loop Filter. External feedback can come from CLK or CLK/2 (see table on page 2)
DATASHEET ICS570 Description The ICS570 is a high-performance Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. The A version is recommended
More informationICS9P935 ICS9P935. DDR I/DDR II Phase Lock Loop Zero Delay Buffer 28-SSOP/TSSOP DATASHEET. Description. Pin Configuration
DATASHEET ICS9P935 Description DDR I/DDR II Zero Delay Clock Buffer Output Features Low skew, low jitter PLL clock driver Max frequency supported = 400MHz (DDRII 800) I 2 C for functional and output control
More informationICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS557-0 Description The ICS557-0 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 00 MHz in a small 8-pin SOIC package.
More information2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features
DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential
More informationICS AMD - K8 System Clock Chip. Integrated Circuit Systems, Inc. Pin Configuration ICS Recommended Application: AMD K8 Systems
Integrated Circuit Systems, Inc. ICS950401 AMD - K8 System Clock Chip Recommended Application: AMD K8 Systems Output Features: 2 - Differential pair push-pull CPU clocks @ 3.3V 7 - PCI (Including 1 free
More informationICS276 TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS276 Description The ICS276 field programmable VCXO clock synthesizer generates up to three high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency
More informationFrequency Timing Generator for Transmeta Systems
Integrated Circuit Systems, Inc. ICS9248-92 Frequency Timing Generator for Transmeta Systems Recommended Application: Transmeta Output Features: CPU(2.5V or 3.3V selectable) up to 66.6MHz & overclocking
More informationICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET Description The generates four high-quality, high-frequency clock outputs. It is designed to replace multiple crystals and crystal oscillators in networking applications. Using ICS patented Phase-Locked
More informationICS Low Skew Fan Out Buffers. Integrated Circuit Systems, Inc. General Description. Pin Configuration. Block Diagram. 28-Pin SSOP & TSSOP
Integrated Circuit Systems, Inc. ICS979-03 Low Skew Fan Out Buffers General Description The ICS979-03 generates low skew clock buffers required for high speed RISC or CISC microprocessor systems such as
More informationFrequency Generator & Integrated Buffers for Celeron & PII/III GNDREF GND3V66 3V66-0 3V66-1 3V66-2 VDD3V66 VDDPCI 1 *FS0/PCICLK0 1
Integrated Circuit Systems, Inc. ICS92-2 Frequency Generator & Integrated Buffers for Celeron & PII/III Recommended Application: 8/8E and Solano type chipset Output Features: 2 - CPUs @ 2.V, up to.mhz.
More informationICS501 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS501 Description The ICS501 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
More informationMK3727D LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET
DATASHEET MK3727D Description The MK3727D combines the functions of a VCXO (Voltage Controlled Crystal Oscillator) and PLL (Phase Locked Loop) frequency doubler onto a single chip. Used in conjunction
More informationFrequency Generator with 200MHz Differential CPU Clocks MHz_USB MHz_DOT 3V66_5 3V66_3 3V66_(4,2) REF CPUCLKT (2:0) 3 CPUCLKC (2:0)
Integrated Circuit Systems, Inc. ICS95080 Frequency Generator with 200MHz Differential CPU Clocks Recommended Application: CK-408 clock for BANIAS processor/ ODEM and MONTARA-G chipsets. Output Features:
More informationICS Frequency Generator & Integrated Buffers for PENTIUM/Pro TM. Integrated Circuit Systems, Inc. General Description.
Integrated Circuit Systems, Inc. ICS9248-39 Frequency Generator & Integrated Buffers for PENTIUM/Pro TM General Description The ICS9248-39 generates all clocks required for high speed RISC or CISC microprocessor
More information3.3 VOLT FRAME RATE COMMUNICATIONS PLL MK1574. Features. Description. Block Diagram DATASHEET
DATASHEET 3.3 VOLT FRAME RATE COMMUNICATIONS PLL MK1574 Description The MK1574 is a Phase-Locked Loop (PLL) based clock synthesizer, which accepts an 8 khz clock input as a reference, and generates many
More informationMK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal
DATASHEET LOW PHASE NOISE T1/E1 CLOCK ENERATOR MK1581-01 Description The MK1581-01 provides synchronization and timing control for T1 and E1 based network access or multitrunk telecommunication systems.
More informationProgrammable Frequency Generator & Integrated Buffers for Pentium III Processor VDDA *(AGPSEL)REF0 *(FS3)REF1 GND X1 X2
Integrated Circuit Systems, Inc. ICS9590 Programmable Frequency Generator & Integrated Buffers for Pentium III Processor Recommended Application: Single chip clock solution for IA platform. Output Features:
More informationProgrammable Timing Control Hub for PII/III
ICS9558 Programmable Timing Control Hub for PII/III Recommended Application: 8/8E/85 and 85 B-Step type chipset Output Features: 2 - CPUs @ 2.5V 3 - SDRAM @ 3.3V 3-3V66 @ 3.3V 8 - PCI @3.3V - 24/48MHz@
More informationMK VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal
DATASHEET MK2059-01 Description The MK2059-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock generator that produces common telecommunications reference frequencies. The output clock is
More informationICS9FG107. Programmable FTG for Differential P4 TM CPU, PCI-Express & SATA Clocks DATASHEET. Description
DATASHEET Programmable FTG for Differential P4 TM CPU, PCI-Express & SATA Clocks ICS9FG107 Description ICS9FG107 is a Frequency Timing Generator that provides 7 differential output pairs that are compliant
More informationFrequency Generator & Integrated Buffers for PENTIUM II III TM & K6
Integrated Circuit Systems, Inc. ICS948-195 Frequency Generator & Integrated Buffers for PENTIUM II III TM & K6 Recommended Application: 440BX, MX, VIA PM/PL/PLE 133 style chip set, with Coppermine or
More informationProgrammable Timing Control Hub for PII/III
ICS9562 Programmable Timing Control Hub for PII/III Recommended Application: VIA Mobile PL33T and PLE33T Chipsets. Output Features: 2 - CPU clocks @ 2.5V - Pairs of differential CPU clocks @ 3.3V 7 - PCI
More informationDDRT0_SDRAM0 DDRC0_SDRAM1 DDRT1_SDRAM2 DDRC1_SDRAM3 DDRT2_SDRAM4 DDRC2_SDRAM5 DDRT3_SDRAM6 DDRC3_SDRAM7 DDRT4_SDRAM8 DDRC4_SDRAM9
Integrated Circuit Systems, Inc. ICS93738 DDR and SDRAM Buffer Recommended Application: DDR & SDRAM fanout buffer, for VIA P4X/KT66/333 chipsets. Product Description/Features: Low skew, fanout buffer to
More informationICS Low Cost DDR Phase Lock Loop Clock Driver. Pin Configuration. Functionality. Block Diagram. Integrated Circuit Systems, Inc.
Integrated Circuit Systems, Inc. ICS93716 Low Cost DDR Phase Lock Loop Clock Driver Recommended Application: DDR Clock Driver Product Description/Features: Low skew, low jitter PLL clock driver I 2 C for
More informationICS CLOCK MULTIPLIER AND JITTER ATTENUATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS2059-02 Description The ICS2059-02 is a VCXO (Voltage Controlled Crystal Oscillator) based clock multiplier and jitter attenuator designed for system clock distribution applications. This
More informationFrequency Generator & Integrated Buffers for Celeron & PII/III
Integrated Circuit Systems, Inc. ICS950-8 Frequency Generator & Integrated Buffers for Celeron & PII/III Recommended Application: 80/80E and 85 type chipset. Output Features: CPU (.5V) (up to 33 achievable
More informationProgrammable Frequency Generator & Integrated Buffers for Pentium III Processor VDDA *(AGPSEL)REF0 *(FS3)REF1 GND X1 X2
Integrated Circuit Systems, Inc. ICS94209 Programmable Frequency Generator & Integrated Buffers for Pentium III Processor Recommended Application: Single chip clock solution 630S chipset. Output Features:
More informationICS AMD-K7 TM System Clock Chip. Integrated Circuit Systems, Inc. Pin Configuration. 48-Pin SSOP & TSSOP
Integrated Circuit Systems, Inc. ICS95403 AMD-K7 TM System Clock Chip Recommended Application: ATI chipset with K7 systems Output Features: 3 differential pair open drain CPU clocks (.5V external pull-up;
More information932S806. Clock Chip for 2 and 4-way AMD K8-based servers 932S806. Pin Configuration
Clock Chip for 2 and 4-way AMD K8-based servers Recommended Application: Serverworks HT2100-based systems using AMD K8 processors Output Features: 6 - Pairs of AMD K8 clocks 5 - Pairs of SRC/PCI Express*
More informationMK3721 LOW COST 16.2 TO 28 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET. MK3721D is recommended for new designs.
DATASHEET MK3721 Description The MK3721 series of devices includes the original MK3721S and the new MK3721D. The MK3721D is a drop-in replacement for the MK3721S device. Compared to the earlier device,
More informationLow-Cost Notebook EMI Reduction IC. Applications. Modulation. Phase Detector
Low-Cost Notebook EMI Reduction IC Features Provides up to 15dB of EMI suppression FCC approved method of EMI attenuation Generates a 1X low EMI spread spectrum clock of the input frequency Operates between
More informationFeatures. Applications
DATASHEET IDTHS221P10 Description The IDTHS221P10 is a high-performance hybrid switch device, combined with hybrid low distortion audio and USB 2.0 high speed data (480 Mbps) signal switches, and analog
More informationICS2510C. 3.3V Phase-Lock Loop Clock Driver. Integrated Circuit Systems, Inc. General Description. Pin Configuration.
Integrated Circuit Systems, Inc. ICS250C 3.3V Phase-Lock Loop Clock Driver General Description The ICS250C is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology
More informationICS Pentium/Pro TM System Clock Chip. General Description. Pin Configuration. Block Diagram. Power Groups. Ground Groups. 28 pin SOIC and SSOP
Integrated Circuit Systems, Inc. ICS948-60 Pentium/Pro TM System Clock Chip General Description The ICS948-60 is part of a reduced pin count two-chip clock solution for designs using an Intel BX style
More informationICS DIMM Buffer. Integrated Circuit Systems, Inc. General Description. Block Diagram. Pin Configuration
Integrated Circuit Systems, Inc. ICS9179-12 3 DIMM Buffer General Description The ICS9179-12 is a buffer intended for reduced pin count 2 - chip Intel BX chipset designs An I 2 C interface is included,
More information3.3 VOLT COMMUNICATIONS CLOCK PLL MK Description. Features. Block Diagram DATASHEET
DATASHEET 3.3 VOLT COMMUNICATIONS CLOCK PLL MK2049-45 Description The MK2049-45 is a dual Phase-Locked Loop (PLL) device which can provide frequency synthesis and jitter attenuation. The first PLL is VCXO
More informationFreescale P10XX and P20XX System Clock with Selectable DDR Frequency
Freescale PXX and P2XX System Clock with Selectable DDR Frequency 6V4925B DATASHEET Description The 6V4925B is a main clock for Freescale Pxx and P2xx-based systems. It has a selectable System CCB clock
More informationICS LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER. Features. Description. Block Diagram INA INB SELA
BUFFER Description The ICS552-02 is a low skew, single-input to eightoutput clock buffer. The device offers a dual input with pin select for glitch-free switching between two clock sources. It is part
More informationICS83021I. Features. General Description. Pin Assignment. Block Diagram 1-TO-1 DIFFERENTIAL- TO-LVCMOS/LVTTL TRANSLATOR
1-TO-1 DIFFERENTIAL- TO-LVCMOS/LVTTL TRANSLATOR General Description The is a 1-to-1 Differential-to-LVCMOS/ ICS LVTTL Translator and a member of the HiPerClockS HiPerClockS family of High Performance Clock
More informationFEATURES 2:1 single-ended multiplexer Q nominal output impedance: 15Ω (V DDO BLOCK DIAGRAM PIN ASSIGNMENT 2:1, SINGLE-ENDED MULTIPLEXER ICS83052I
ICS8305I GENERAL DESCRIPTION The ICS8305I is a low skew, :1, Single-ended ICS Multiplexer and a member of the HiPerClockS family of High Performance Clock Solutions from IDT HiPerClockS The ICS8305I has
More information