HPE machine learning projects

Size: px
Start display at page:

Download "HPE machine learning projects"

Transcription

1 HPE machine learning projects Chris Cheng, Distinguished Technologist, Yongjin Choi, Master Technologist, HP Enterprise storage division 10/28/2017 1

2 Multi-physics non-linear channel analysis Key objectives Direct generation of non-linear model through machine learning Multi-physics models with neural networks Embedding neural network models into test instruments Cloud centric analysis with massively parallel scalability with neural networks 10/28/2017 2

3 Single step non-linear state space model NNSS = Nonlinear State-Space based on Neural Network EQ3 EQ2 EQ1 EQ4 20 Target System Magnitude (db) Frequency (khz) 3 10/28/2017 3

4 External measurement Silicon Tx Channel Silicon Rx Channel can be copper, optical or multi-physics Supervised system Control stimulus and observe output RNN training 10/28/2017 4

5 Mixed external and internal silicon measureement Adjusting CTLE gain, pk freq, DC gain, offset etc Silicon Tx output Channel Silicon Rx with internal waveform measurement Output from internal measurement Input at silicon pin RNN training 10/28/2017 5

6 Comparison with AMI model 10/28/2017 6

7 Application : neuron embedded oscilloscope Raw measured input n(k) EQ4 EQ3 EQ2 EQ1 C(q) x(k) B(q) 1/A(q) y(k) 10 From: u1 To: y1 EQ1 8 EQ2 EQ3 EQ4 6 S-Param 4 Magnitude (db) Frequency (GHz) 10/28/2017 7

8 Deep BER multi-physics non-linear coded channel analysis Deep BER : BER10e-12 to 10e-15 Multi-physics : Mixed of copper, active optical and/or active redriver interconnect Noisy : crosstalk, clock/cdr phase, optical, thermal noise Coded : Reed Solomon FEC code gain to bring raw correctable error down to target uncorrectable BER 10/28/2017 8

9 Channel Crosstalk Channel Crosstalk Channel parametric sweep Raw error rate Channel loss 0% 10% 12% 13% 14% 15% 16% 18% 0% 1.0E E E E E E E E-06 10% 1.0E E E E E E E E-05 20% 1.0E E E E E E E E-05 30% 1.0E E E E E E E E-05 40% 1.0E E E E E E E E-05 50% 1.0E E E E E E E E-05 60% 1.0E E E E E E E E-05 70% 1.0E E E E E E E E-05 80% 1.0E E E E E E E E-05 90% 1.0E E E E E E E E % 2.6E E E E E E E E-04 Uncorrectable error rate after FEC Channel loss 0% 10% 12% 13% 14% 15% 16% 18% 0% 1.0E E E E E E E E-08 10% 1.0E E E E E E E E-08 20% 1.0E E E E E E E E-07 30% 1.0E E E E E E E E-07 40% 1.0E E E E E E E E-07 50% 1.0E E E E E E E E-07 60% 1.0E E E E E E E E-07 70% 1.0E E E E E E E E-07 80% 1.0E E E E E E E E-07 90% 1.0E E E E E E E E % 1.0E E E E E E E E-06 BER14/15 BER12/13 BER10/11 BER8/9 BER6/7 BER4/5 0% 10% 12% 13% 14% 15% Coding Gain 16% 18% 100% 80% 60% 40% 20% 0% 1.00E E E E E E E E E E E E+07 10/28/2017 9

10 Cloud based channel analysis : Parallel convergent sweep Tx control neural net Channel condition control neural net EC2 blocks SI Tx SI channel SI Rx SI Tx SI channel SI Rx Rx control neural net Sweep through the Tx/Rx with a fixed topology and converge to optimal eye opening SI Tx SI channel SI Rx Sweeping blocks 10/28/

11 Cloud based channel analysis : Parallel deep PRBS run Break long PRBS patterns during long disparity into smaller simulation sequence SI Tx SI channel SI Rx SI Tx SI channel SI Rx SI Tx SI channel SI Rx 10/28/

12 Cloud based analysis : Putting it together Channel Crosstalk Raw error rate Channel loss 0% 10% 12% 13% 14% 15% 16% 18% 0% 1.0E E E E E E E E-06 10% 1.0E E E E E E E E-05 20% 1.0E E E E E E E E-05 30% 1.0E E E E E E E E-05 40% 1.0E E E E E E E E-05 50% 1.0E E E E E E E E-05 60% 1.0E E E E E E E E-05 70% 1.0E E E E E E E E-05 80% 1.0E E E E E E E E-05 90% 1.0E E E E E E E E % 2.6E E E E E E E E-04 Uncorrectable error rate after FEC Channel loss Channel Condition Tx control neural net Sweep channel condition control neural net EC2 blocks SI Tx SI channel SI Rx SI Tx SI channel SI Rx Rx control neural net Channel Crosstalk 0% 10% 12% 13% 14% 15% 16% 18% 0% 1.0E E E E E E E E-08 10% 1.0E E E E E E E E-08 20% 1.0E E E E E E E E-07 30% 1.0E E E E E E E E-07 40% 1.0E E E E E E E E-07 50% 1.0E E E E E E E E-07 60% 1.0E E E E E E E E-07 70% 1.0E E E E E E E E-07 80% 1.0E E E E E E E E-07 90% 1.0E E E E E E E E % 1.0E E E E E E E E-06 FEC coding correction SI Tx SI channel SI Rx 10/28/

13 Cloud based analysis : Putting it together (cont.) Channel Crosstalk Raw error rate Channel loss 0% 10% 12% 13% 14% 15% 16% 18% 0% 1.0E E E E E E E E-06 10% 1.0E E E E E E E E-05 20% 1.0E E E E E E E E-05 30% 1.0E E E E E E E E-05 40% 1.0E E E E E E E E-05 50% 1.0E E E E E E E E-05 60% 1.0E E E E E E E E-05 70% 1.0E E E E E E E E-05 80% 1.0E E E E E E E E-05 90% 1.0E E E E E E E E % 2.6E E E E E E E E SI Tx SI channel SI Rx SI Tx SI channel SI Rx SI Tx SI channel SI Rx Channel Crosstalk Uncorrectable error rate after FEC Channel loss 0% 10% 12% 13% 14% 15% 16% 18% 0% 1.0E E E E E E E E-08 10% 1.0E E E E E E E E-08 20% 1.0E E E E E E E E-07 30% 1.0E E E E E E E E-07 40% 1.0E E E E E E E E-07 50% 1.0E E E E E E E E-07 60% 1.0E E E E E E E E-07 70% 1.0E E E E E E E E-07 80% 1.0E E E E E E E E-07 90% 1.0E E E E E E E E % 1.0E E E E E E E E For every channel condition point 1. Sweep the equalization models to find the convergence 2. Run deep PRBS pattern in parallel to simulate raw error pattern 3. Perform FEC to find uncorrectable errors 10/28/

14 Self correcting models, tie in with measurement Component vendor provide the original neural net model Test instrument perform measurements If the measurements have significant deviations, retrain neural network to match model Advantages Complete IP protection Self correcting Better accuracy than IBIS AMI Hardware acceleration Lots of free tool kits available Components vendor SI tool Test instruments Reference SI model (initial RNN) Observed SI model (Retrained RNN) CAD supplier Designer 10/28/

15 System Analytics : Proactive failure prediction Failure prediction based on industrial standard signals SMART (Self-Monitoring, Analysis and Reporting Technology) bus ID # Attribute Name 5 Reallocated Sectors Count 187 Reported Uncorrectable Errors 188 Command Timeout 197 Current pending Sector Count 198 Offline Uncorrectable SMBus ASF sensor readings Voltage Fan speed Temperature Current 10/28/2017 HPE 15

16 Using ANN for classification Feedforward multi-layer perceptron Non-parametric feature selection SMART ID# 5 SMART ID#187 SMART ID #** Input layer Good/Bad Output layer Hidden layer 10/28/

17 Receiver operating characteristics (ROC) plots Failure Prediction with ANN (%) 10/28/

18 Failure lead time Window N =1 : Window N =3 : Window N =5 : Average Lead Time =14.1 days Average Lead Time =7.3 days Average Lead Time =6.28 days 10/28/

19 Failure prediction model t d t w t l t p t t = present time t d = observation window (sample history require to generate prediction) t w = alert time (time require to receive, process and generate prediction) t l = lead time (time to failure) t r = response time t p = error range (range of failure before system correction) t r time Beyond hardware failure Software/system failures Syslog/Sys Activity report 10/28/

TITLE. Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System

TITLE. Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System TITLE Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System Hong Ahn, (Xilinx) Brian Baek, (Cisco) Ivan Madrigal (Xilinx) Image Hongtao Zhang

More information

Efficient End-to-end Simulations

Efficient End-to-end Simulations Efficient End-to-end Simulations of 25G Optical Links Sanjeev Gupta, Avago Technologies Fangyi Rao, Agilent Technologies Jing-tao Liu, Agilent Technologies Amolak Badesha, Avago Technologies DesignCon

More information

High-Speed Transceiver Toolkit

High-Speed Transceiver Toolkit High-Speed Transceiver Toolkit Stratix V FPGA Design Seminars 2011 3.0 Stratix V FPGA Design Seminars 2011 Our seminars feature hour-long modules on different Stratix V capabilities and applications to

More information

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Asian IBIS Summit 2017 Taipei, ROC November 15, 2017 9 Combinations of TX and RX Model Types AMI file has: GetWave_Exists

More information

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard By Ken Willis, Product Engineering Architect; Ambrish Varma, Senior Principal Software Engineer; Dr. Kumar Keshavan, Senior

More information

ECE4902 C Lab 7

ECE4902 C Lab 7 ECE902 C2012 - Lab MOSFET Differential Amplifier Resistive Load Active Load PURPOSE: The primary purpose of this lab is to measure the performance of the differential amplifier. This is an important topology

More information

Comparison of Time Domain and Statistical IBIS-AMI Analyses

Comparison of Time Domain and Statistical IBIS-AMI Analyses Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Asian IBIS Summit 2017 Shanghai, PRC November 13, 2017 9 Combinations of TX and RX Model Types AMI file has: GetWave_Exists

More information

8800SX DMR Repeater Test Option 06

8800SX DMR Repeater Test Option 06 8800SX DMR Repeater Test Option 06 DMR Repeater Test Option The DMR Repeater test option allows testing of a DMR Repeater that is in conventional DMR Mode. Trunking or analog configurations are not supported.

More information

Virtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

Virtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide Virtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide for SiSoft Quantum Channel Designer Notice of Disclaimer The information disclosed to you hereunder (the Materials

More information

Proposers Day Workshop

Proposers Day Workshop Proposers Day Workshop Monday, January 23, 2017 @srcjump, #JUMPpdw Cognitive Computing Vertical Research Center Mandy Pant Academic Research Director Intel Corporation Center Motivation Today s deep learning

More information

EE4902 C Lab 7

EE4902 C Lab 7 EE4902 C2007 - Lab 7 MOSFET Differential Amplifier Resistive Load Active Load PURPOSE: The primary purpose of this lab is to measure the performance of the differential amplifier. This is an important

More information

UFS v2.0 PHY and Protocol Testing for Compliance. Copyright 2013 Chris Loberg, Tektronix

UFS v2.0 PHY and Protocol Testing for Compliance. Copyright 2013 Chris Loberg, Tektronix UFS v2.0 PHY and Protocol Testing for Compliance Copyright 2013 Chris Loberg, Tektronix Agenda Introduction to MIPI Architecture & Linkage to UFS Compliance Testing Ecosystem UFS Testing Challenges Preparing

More information

Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide for SiSoft Quantum Channel Designer Notice of Disclaimer The information disclosed to you hereunder (the Materials

More information

DesignCon IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems. Hongtao Zhang, Xilinx Inc.

DesignCon IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems. Hongtao Zhang, Xilinx Inc. DesignCon 2015 IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems Hongtao Zhang, Xilinx Inc. hongtao@xilinx.com Fangyi Rao, Keysight Technologies fangyi_rao@keysight.com Xiaoqing Dong, Huawei Technologies

More information

Extending IBIS-AMI to Support Back-Channel Communications DesignCon IBIS Summit February 3, 2011 Santa Clara, CA

Extending IBIS-AMI to Support Back-Channel Communications DesignCon IBIS Summit February 3, 2011 Santa Clara, CA Extending IBIS-AMI to Support Back-Channel Communications DesignCon IBIS Summit February 3, 2011 Santa Clara, CA Kumar Keshavan - Sigrity Marcus Van Ierssel Snowbush IP (Gennum) Ken Willis - Sigrity Agenda

More information

ANSYS CPS SOLUTION FOR SIGNAL AND POWER INTEGRITY

ANSYS CPS SOLUTION FOR SIGNAL AND POWER INTEGRITY ANSYS CPS SOLUTION FOR SIGNAL AND POWER INTEGRITY Rémy FERNANDES Lead Application Engineer ANSYS 1 2018 ANSYS, Inc. February 2, 2018 ANSYS ANSYS - Engineering simulation software leader Our industry reach

More information

EBERT 2904 Pulse Pattern Generator and Error Detector Datasheet

EBERT 2904 Pulse Pattern Generator and Error Detector Datasheet EBERT 2904 Pulse Pattern Generator and Error Detector Datasheet REV 1.0 2904 KEY FEATURES Four channel NRZ Pulse Pattern Generator and Error Detector Operating range between 24.6 to 29.5 Gb/s along with

More information

ECE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load

ECE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load ECE4902 C2012 - Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load PURPOSE: The primary purpose of this lab is to measure the

More information

AI Application Processing Requirements

AI Application Processing Requirements AI Application Processing Requirements 1 Low Medium High Sensor analysis Activity Recognition (motion sensors) Stress Analysis or Attention Analysis Audio & sound Speech Recognition Object detection Computer

More information

SATELLITE ACCESS. Derived from AN/TSC-167(V) Satellite Transportable Terminal (STT) HANDS-ON TRAINING PROGRAM

SATELLITE ACCESS. Derived from AN/TSC-167(V) Satellite Transportable Terminal (STT) HANDS-ON TRAINING PROGRAM SATELLITE ACCESS Derived from AN/TSC-167(V) Satellite Transportable Terminal (STT) HANDS-ON TRAINING PROGRAM If your terminal has both a TDMA or a FDMA link, only one procedure is required. Once the satellite

More information

Optical Bus for Intra and Inter-chip Optical Interconnects

Optical Bus for Intra and Inter-chip Optical Interconnects Optical Bus for Intra and Inter-chip Optical Interconnects Xiaolong Wang Omega Optics Inc., Austin, TX Ray T. Chen University of Texas at Austin, Austin, TX Outline Perspective of Optical Backplane Bus

More information

EBERT 1504 Pulse Pattern Generator and Error Detector Datasheet

EBERT 1504 Pulse Pattern Generator and Error Detector Datasheet EBERT 1504 Pulse Pattern Generator and Error Detector Datasheet REV 1.0 1504 KEY FEATURES Four channel NRZ Pulse Pattern Generator and Error Detector Wide operating range between 1 to 15 Gb/s and beyond

More information

A 10Gb/s 10mm On-Chip Serial Link in 65nm CMOS Featuring a Half-Rate Time-Based Decision Feedback Equalizer

A 10Gb/s 10mm On-Chip Serial Link in 65nm CMOS Featuring a Half-Rate Time-Based Decision Feedback Equalizer A 10Gb/s 10mm On-Chip Serial Link in 65nm CMOS Featuring a Half-Rate Time-Based Decision Feedback Equalizer Po-Wei Chiu, Somnath Kundu, Qianying Tang, and Chris H. Kim University of Minnesota, Minneapolis,

More information

OIF CEI 6G LR OVERVIEW

OIF CEI 6G LR OVERVIEW OIF CEI 6G LR OVERVIEW Graeme Boyd, Yuriy Greshishchev T10 SAS-2 WG meeting, Houston, 25-26 May 2005 www.pmc-sierra.com 1 Outline! Why CEI-6G LR is of Interest to SAS-2?! CEI-6G- LR Specification Methodology!

More information

Deep Learning Overview

Deep Learning Overview Deep Learning Overview Eliu Huerta Gravity Group gravity.ncsa.illinois.edu National Center for Supercomputing Applications Department of Astronomy University of Illinois at Urbana-Champaign Data Visualization

More information

Building IBIS-AMI Models From Datasheet Specifications

Building IBIS-AMI Models From Datasheet Specifications TITLE Building IBIS-AMI Models From Datasheet Specifications Eugene Lim, (Intel of Canada) Donald Telian, (SiGuys Consulting) Image SPEAKERS Eugene K Lim Hardware Design Engineer, Intel Corporation eugene.k.lim@intel.com

More information

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects Dennis Poulin Anritsu Company Slide 1 Outline PSU Signal Integrity Symposium

More information

Figure 1. Artificial Neural Network structure. B. Spiking Neural Networks Spiking Neural networks (SNNs) fall into the third generation of neural netw

Figure 1. Artificial Neural Network structure. B. Spiking Neural Networks Spiking Neural networks (SNNs) fall into the third generation of neural netw Review Analysis of Pattern Recognition by Neural Network Soni Chaturvedi A.A.Khurshid Meftah Boudjelal Electronics & Comm Engg Electronics & Comm Engg Dept. of Computer Science P.I.E.T, Nagpur RCOEM, Nagpur

More information

3V DUAL MODE TRANSCEIVER 434 MHz BAND Product Code:

3V DUAL MODE TRANSCEIVER 434 MHz BAND Product Code: 3V DUAL MODE TRANSCEIVER 434 MHz BAND Product Code: 32001269 Rev. 1.6 PRODUCT SUMMARY: Dual-mode transceiver operating in the 434 MHz ISM band with extremely compact dimensions. The module operates as

More information

Asian IBIS Summit, Tokyo, Japan

Asian IBIS Summit, Tokyo, Japan Asian IBIS Summit, Tokyo, Japan Satoshi Nakamizo / 中溝哲士 12 Nov. 2018 Keysight Technologies Japan K.K. T h e d a t a e y e i s c l o s i n g 1600 3200 6400 Memory channel BW limited Rj improving slowly

More information

SV2C 28 Gbps, 8 Lane SerDes Tester

SV2C 28 Gbps, 8 Lane SerDes Tester SV2C 28 Gbps, 8 Lane SerDes Tester Data Sheet SV2C Personalized SerDes Tester Data Sheet Revision: 1.0 2015-03-19 Revision Revision History Date 1.0 Document release. March 19, 2015 The information in

More information

NEURAL NETWORK DEMODULATOR FOR QUADRATURE AMPLITUDE MODULATION (QAM)

NEURAL NETWORK DEMODULATOR FOR QUADRATURE AMPLITUDE MODULATION (QAM) NEURAL NETWORK DEMODULATOR FOR QUADRATURE AMPLITUDE MODULATION (QAM) Ahmed Nasraden Milad M. Aziz M Rahmadwati Artificial neural network (ANN) is one of the most advanced technology fields, which allows

More information

MLP/BP-based MIMO DFEs for Suppressing ISI and ACI in Non-minimum Phase Channels

MLP/BP-based MIMO DFEs for Suppressing ISI and ACI in Non-minimum Phase Channels MLP/BP-based MIMO DFEs for Suppressing ISI and ACI in Non-minimum Phase Channels Terng-Ren Hsu ( 許騰仁 ) and Kuan-Chieh Chao Department of Microelectronics Engineering, Chung Hua University No.77, Sec. 2,

More information

IBIS 5.0 AMI Basic Principles. Basis for existing models and existing flows

IBIS 5.0 AMI Basic Principles. Basis for existing models and existing flows IBIS 5.0 AMI Basic Principles Basis for existing models and existing flows Walter Katz IBIS AMI October 20, 2009 Signal Integrity Software, Inc. High Speed SerDes Challenges and Simplifications Simplifications

More information

Experimental results on single wavelength 100Gbps PAM4 modulation. Matt Traverso, Cisco Marco Mazzini, Cisco Atul Gupta, Macom Tom Palkert, Macom

Experimental results on single wavelength 100Gbps PAM4 modulation. Matt Traverso, Cisco Marco Mazzini, Cisco Atul Gupta, Macom Tom Palkert, Macom Experimental results on single wavelength 100Gbps PAM4 modulation Matt Traverso, Cisco Marco Mazzini, Cisco Atul Gupta, Macom Tom Palkert, Macom 1 Past Presentations Selection of presentations at ieee

More information

Lecture 5: Dynamic Link

Lecture 5: Dynamic Link Lecture 5: Dynamic Link 2015.0 Release ANSYS HFSS for Antenna Design 1 2015 ANSYS, Inc. Antenna System Co-Simulation Transmit/Receive (T/R) Module Block Diagram Antenna Element Replicate Times Power

More information

SERDES for 100Gbps. May 24, 2017 Bart Zeydel, Francesco Caggioni, Tom Palkert

SERDES for 100Gbps. May 24, 2017 Bart Zeydel, Francesco Caggioni, Tom Palkert SERDES for 100Gbps May 24, 2017 Bart Zeydel, Francesco Caggioni, Tom Palkert 1 Outline > Narva 16nm FinFET CMOS transceiver for demonstrating 100GE PAM-4 links 100GE single λ link measurements SERDES interface

More information

Advanced Product Design & Test for High-Speed Digital Devices

Advanced Product Design & Test for High-Speed Digital Devices Advanced Product Design & Test for High-Speed Digital Devices Presenters Part 1-30 min. Hidekazu Manabe Application Marketing Engineer Agilent Technologies Part 2-20 min. Mike Engbretson Chief Technology

More information

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers AN678 Subscribe This application note provides a set of guidelines to run error free across backplanes at high-speed

More information

Silicon Photonics: A Platform for Integration, Wafer Level Assembly and Packaging

Silicon Photonics: A Platform for Integration, Wafer Level Assembly and Packaging Silicon Photonics: A Platform for Integration, Wafer Level Assembly and Packaging M. Asghari Kotura Inc April 27 Contents: Who is Kotura Choice of waveguide technology Challenges and merits of Si photonics

More information

UNH IOL SAS Consortium SAS-3 Phy Layer Test Suite v1.0

UNH IOL SAS Consortium SAS-3 Phy Layer Test Suite v1.0 SAS-3 Phy Layer Test Suite v1.0 InterOperability Lab 121 Technology Drive, Suite 2 Durham, NH 03824 (603) 862-0701 Cover Letter XX/XX/XXXX Vendor Company Vendor: Enclosed are the results from the SAS-3

More information

End-to-End System-Level Simulations with Repeaters for PCIe Gen4: A How-To Guide

End-to-End System-Level Simulations with Repeaters for PCIe Gen4: A How-To Guide DesignCon 2017 End-to-End System-Level Simulations with Repeaters for PCIe Gen4: A How-To Guide Yongyao Li, Huawei liyongyao@huawei.com Casey Morrison, Texas Instruments cmorrison@ti.com Fangyi Rao, Keysight

More information

EDI CON USA Addressing DDR5 design challenges with IBIS-AMI modeling techniques. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft

EDI CON USA Addressing DDR5 design challenges with IBIS-AMI modeling techniques. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft EDI CON USA 2017 Addressing DDR5 design challenges with IBIS-AMI modeling techniques Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft This page intentionally blank to support double-sided

More information

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION Penglin Niu, penglin@xilinx.com Fangyi Rao, fangyi_rao@keysight.com Juan Wang, juanw@xilinx.com Gary

More information

A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin. Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft

A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin. Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft AGENDA A SerDes Balancing Act Introduction Co-Optimization

More information

Underwater GPS User Manual

Underwater GPS User Manual Underwater GPS Document number W-DN-17002-2 Project Classification - Rev Prepared by Checked by Approved by Short description 1 2017-08-03 O. Skisland Initial 2 O. Skisland Minor changes References [1]

More information

HHC Hand-Held Communicator. User s Guide

HHC Hand-Held Communicator. User s Guide HHC- 1000 Hand-Held Communicator Siemens Energy, Inc. Oil & Gas Solutions 10730 Telge Road Houston, Texas 77095 USA Document No.: SEI-OG-DLS-002 Page 1 of 9 Siemens AG 2010 Description: The is used for

More information

FM DISTRIBUTION FOR MOTORWAYS AND TUNNELS

FM DISTRIBUTION FOR MOTORWAYS AND TUNNELS FM DISTRIBUTION FOR MOTORWAYS AND TUNNELS ADVANTAGES IF COMPARED TO A TRADITIONAL SYSTEM As compared to the traditional analog systems, our innovative solution for FM transmission allows considerable cost

More information

How do I optimize desired Amplifier Specifications?

How do I optimize desired Amplifier Specifications? How do I optimize desired Amplifier Specifications? PAE (accuracy

More information

On Distributed Space-Time Coding Techniques for Cooperative Wireless Networks and their Sensitivity to Frequency Offsets

On Distributed Space-Time Coding Techniques for Cooperative Wireless Networks and their Sensitivity to Frequency Offsets On Distributed Space-Time Coding Techniques for Cooperative Wireless Networks and their Sensitivity to Frequency Offsets Jan Mietzner, Jan Eick, and Peter A. Hoeher (ICT) University of Kiel, Germany {jm,jei,ph}@tf.uni-kiel.de

More information

THE UNIVERSITY OF HONG KONG. Department of Electrical and Electrical Engineering

THE UNIVERSITY OF HONG KONG. Department of Electrical and Electrical Engineering THE UNIVERSITY OF HONG KONG Department of Electrical and Electrical Engineering Experiment EC1 The Common-Emitter Amplifier Location: Part I Laboratory CYC 102 Objective: To study the basic operation and

More information

SIGNAL INTEGRITY ANALYSIS AND MODELING

SIGNAL INTEGRITY ANALYSIS AND MODELING 1.00mm Pitch BGA Socket Adapter System SIGNAL INTEGRITY ANALYSIS AND MODELING Rev. 2 www.advanced.com Signal Integrity Data Reporting At Advanced Interconnections Corporation, our Signal Integrity reporting

More information

Validation & Analysis of Complex Serial Bus Link Models

Validation & Analysis of Complex Serial Bus Link Models Validation & Analysis of Complex Serial Bus Link Models Version 1.0 John Pickerd, Tektronix, Inc John.J.Pickerd@Tek.com 503-627-5122 Kan Tan, Tektronix, Inc Kan.Tan@Tektronix.com 503-627-2049 Abstract

More information

Analog front-end electronics in beam instrumentation

Analog front-end electronics in beam instrumentation Analog front-end electronics in beam instrumentation Basic instrumentation structure Silicon state of art Sampling state of art Instrumentation trend Comments and example on BPM Future Beam Position Instrumentation

More information

Basic Transceiver tests with the 8800S

Basic Transceiver tests with the 8800S The most important thing we build is trust ADVANCED ELECTRONIC SOLUTIONS AVIATION SERVICES COMMUNICATIONS AND CONNECTIVITY MISSION SYSTEMS Basic Transceiver tests with the 8800S Basic Interconnects Interconnect

More information

ELEC RADAR FRONT-END SUMMARY

ELEC RADAR FRONT-END SUMMARY ELEC Radar Front-End is designed for FMCW (including CW) radar application. The output frequency of each RX provides range, speed, and amplitude information to DSP. It will detect target azimuth angle

More information

Welcome to the Symposium, I am [name and title] from Keysight technologies.

Welcome to the Symposium, I am [name and title] from Keysight technologies. The evolution of tactical and public safety radio technologies presents new challenges in radio testing. For example; combination of new and legacy standards in a radio requires a wide range of test configurations,

More information

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 9: Multiple Access, GSM, and IS-95

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 9: Multiple Access, GSM, and IS-95 ECE 476/ECE 501C/CS 513 - Wireless Communication Systems Winter 2003 Lecture 9: Multiple Access, GSM, and IS-95 Outline: Two other important issues related to multiple access space division with smart

More information

IBIS-AMI Terminology Overview

IBIS-AMI Terminology Overview IBIS-AMI Terminology Overview Walter Katz, SiSoft wkatz@sisoft.com Mike Steinberger, SiSoft msteinb@sisoft.com Todd Westerhoff, SiSoft twesterh@sisoft.com DAC 2009 IBIS Summit San Francisco, CA July 28,

More information

Agilent ENA Series 2, 3 and 4 Port RF Network Analyzers E5070A 300 khz to 3 GHz E5071A 300 khz to 8.5 GHz E5091A Multiport Test Set.

Agilent ENA Series 2, 3 and 4 Port RF Network Analyzers E5070A 300 khz to 3 GHz E5071A 300 khz to 8.5 GHz E5091A Multiport Test Set. Agilent ENA Series 2, 3 and 4 Port RF Network Analyzers E5070A 300 khz to 3 GHz E5071A 300 khz to 8.5 GHz E5091A Multiport Test Set Data Sheet Definitions All specifications apply over a 5 C to 40 C range

More information

CHAPTER 4 IMPLEMENTATION OF ADALINE IN MATLAB

CHAPTER 4 IMPLEMENTATION OF ADALINE IN MATLAB 52 CHAPTER 4 IMPLEMENTATION OF ADALINE IN MATLAB 4.1 INTRODUCTION The ADALINE is implemented in MATLAB environment running on a PC. One hundred data samples are acquired from a single cycle of load current

More information

1 Introduction. w k x k (1.1)

1 Introduction. w k x k (1.1) Neural Smithing 1 Introduction Artificial neural networks are nonlinear mapping systems whose structure is loosely based on principles observed in the nervous systems of humans and animals. The major

More information

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix 1 Agenda Synergy between simulation and lab based measurements IBIS-AMI overview Simulation and measurement correlation

More information

PAM-4 Four Wavelength 400Gb/s solution on Duplex SMF

PAM-4 Four Wavelength 400Gb/s solution on Duplex SMF PAM-4 Four Wavelength 400Gb/s solution on Duplex SMF IEEE P802.3bs 400Gb/sTask Force Meeting Ottawa Presented by Keith Conroy, MultiPhy, Ltd 1 Supporters 2 Why Four Wavelengths for 400GE? It is what the

More information

Application of Artificial Neural Networks System for Synthesis of Phased Cylindrical Arc Antenna Arrays

Application of Artificial Neural Networks System for Synthesis of Phased Cylindrical Arc Antenna Arrays International Journal of Communication Engineering and Technology. ISSN 2277-3150 Volume 4, Number 1 (2014), pp. 7-15 Research India Publications http://www.ripublication.com Application of Artificial

More information

Effect of Power Noise on Multi-Gigabit Serial Links

Effect of Power Noise on Multi-Gigabit Serial Links Effect of Power Noise on Multi-Gigabit Serial Links Ken Willis (kwillis@sigrity.com) Kumar Keshavan (ckumar@sigrity.com) Jack Lin (jackwclin@sigrity.com) Tariq Abou-Jeyab (tariqa@sigrity.com) Sigrity Inc.,

More information

Burst Mode Technology

Burst Mode Technology Burst Mode Technology A Tutorial Paolo Solina Frank Effenberger Acknowledgements Jerry Radcliffe Walt Soto Kenji Nakanishi Meir Bartur Overview Burst Mode Transmitters Rise and fall times Automatic power

More information

Optical performance monitoring of QPSK data channels by use of neural networks trained with parameters derived from asynchronous constellation diagrams Jeffrey A. Jargon 1,*, Xiaoxia Wu 2, Hyeon Yeong

More information

Modular High Power Ku-Band Polarisation Devices for Space Applications. Philipp Kohl

Modular High Power Ku-Band Polarisation Devices for Space Applications. Philipp Kohl Modular High Power Ku-Band Polarisation Devices for Space Applications Philipp Kohl 28-29.04.2015 Outline Motivation Mission Scenarios Investigated Polarisation Devices Polarisation Device Principle Requirements

More information

Caliber Interconnect Solutions

Caliber Interconnect Solutions Caliber Interconnect Solutions Design for perfection CASE STUDY DBFSP card and Optical card Transceivers Channels (through Backplane) Pre-Layout SI Report Caliber Interconnect Solutions (Pvt) Ltd No 6,1

More information

Comparison of Bandwidth Limits for On-card Electrical and Optical Interconnects for 100 Gb/s and Beyond

Comparison of Bandwidth Limits for On-card Electrical and Optical Interconnects for 100 Gb/s and Beyond Invited Paper Comparison of Bandwidth Limits for On-card Electrical and Optical Interconnects for 1 Gb/s and Beyond Petar Pepeljugoski *, Mark Ritter, Jeffrey A. Kash, Fuad Doany, Clint Schow, Young Kwark,

More information

CHAPTER 4 LINK ADAPTATION USING NEURAL NETWORK

CHAPTER 4 LINK ADAPTATION USING NEURAL NETWORK CHAPTER 4 LINK ADAPTATION USING NEURAL NETWORK 4.1 INTRODUCTION For accurate system level simulator performance, link level modeling and prediction [103] must be reliable and fast so as to improve the

More information

1 UAT Test Procedure and Report

1 UAT Test Procedure and Report 1 UAT Test Procedure and Report These tests are performed to ensure that the UAT Transmitter will comply with the equipment performance tests during and subsequent to all normal standard operating conditions

More information

Detection and Classification of One Conductor Open Faults in Parallel Transmission Line using Artificial Neural Network

Detection and Classification of One Conductor Open Faults in Parallel Transmission Line using Artificial Neural Network Detection and Classification of One Conductor Open Faults in Parallel Transmission Line using Artificial Neural Network A.M. Abdel-Aziz B. M. Hasaneen A. A. Dawood Electrical Power and Machines Eng. Dept.

More information

MP1900A USB3.1 Test Solution

MP1900A USB3.1 Test Solution Quick Start Guide MP1900A USB3.1 Test Solution Signal Quality Analyzer-R MP1900A Series Contents 1. Introduction 2. Compliance Test Overview 3. Rx Compliance Test Calibration Procedure Rx Link Training

More information

Satellite Link Budget 6/10/5244-1

Satellite Link Budget 6/10/5244-1 Satellite Link Budget 6/10/5244-1 Link Budgets This will provide an overview of the information that is required to perform a link budget and their impact on the Communication link Link Budget tool Has

More information

OFDM Signal Modulation Application Plug-in Programmer Manual

OFDM Signal Modulation Application Plug-in Programmer Manual xx ZZZ OFDM Signal Modulation Application Plug-in Programmer Manual *P077134900* 077-1349-00 xx ZZZ OFDM Signal Modulation Application Plug-in Programmer Manual www.tek.com 077-1349-00 Copyright Tektronix.

More information

A new approach to monitoring electric power quality

A new approach to monitoring electric power quality Electric Power Systems Research 46 (1998) 11 20 A new approach to monitoring electric power quality P.K. Dash a,b, *, S.K Panda a, A.C. Liew a, B. Mishra b, R.K. Jena b a Department Electrical Engineering,

More information

CHAPTER 4 CONTROL ALGORITHM FOR PROPOSED H-BRIDGE MULTILEVEL INVERTER

CHAPTER 4 CONTROL ALGORITHM FOR PROPOSED H-BRIDGE MULTILEVEL INVERTER 65 CHAPTER 4 CONTROL ALGORITHM FOR PROPOSED H-BRIDGE MULTILEVEL INVERTER 4.1 INTRODUCTION Many control strategies are available for the control of IMs. The Direct Torque Control (DTC) is one of the most

More information

National Instruments Switches

National Instruments Switches ni.com National Instruments Switches Raviteja Chivukula Webinar Overview A. Switch Basics A. Recap B. Advanced Switch Topics A. High Channel Switches B. Fault Insertion Units C. Resistor Modules D. RF

More information

Module 9C: The Voltage Comparator (Application: PWM Control via a Reference Voltage)

Module 9C: The Voltage Comparator (Application: PWM Control via a Reference Voltage) Explore More! Points awarded: Module 9C: The Voltage Comparator (Application: PWM Control via a Reference Voltage) Name: Net ID: Laboratory Outline A voltage comparator considers two voltage waveforms,

More information

Quick Site Testing with the 8800SX

Quick Site Testing with the 8800SX Quick Site Testing with the 8800SX Site Testing with the 8800SX Basic Tests 5 site testing involves several tests to verify site operation. NOTE: This is not intended to be a complete commissioning procedure.

More information

Keysight MOI for USB Type-C Connectors & Cable Assemblies Compliance Tests (Type-C to Legacy Cable Assemblies)

Keysight MOI for USB Type-C Connectors & Cable Assemblies Compliance Tests (Type-C to Legacy Cable Assemblies) Revision 01.01 Jan-21, 2016 Universal Serial Bus Type-C TM Specification Revision 1.1 Keysight Method of Implementation (MOI) for USB Type-C TM Connectors and Cables Assemblies Compliance Tests Using Keysight

More information

Large-Signal Measurements Going beyond S-parameters

Large-Signal Measurements Going beyond S-parameters Large-Signal Measurements Going beyond S-parameters Jan Verspecht, Frans Verbeyst & Marc Vanden Bossche Network Measurement and Description Group Innovating the HP Way Overview What is Large-Signal Network

More information

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005 T10/05-428r0 SAS-2 channels analyses and suggestion for physical link requirements To: T10 Technical Committee From: Yuriy M. Greshishchev, PMC-Sierra Inc. (yuriy_greshishchev@pmc-sierra.com) Date: 06

More information

ECE-342 Test 1: Sep 27, :00-8:00, Closed Book. Name : SOLUTION

ECE-342 Test 1: Sep 27, :00-8:00, Closed Book. Name : SOLUTION ECE-342 Test 1: Sep 27, 2011 6:00-8:00, Closed Book Name : SOLUTION All solutions must provide units as appropriate. Use the physical constants and data as provided on the formula sheet the last page of

More information

Response Surface Channel Modeling Designer SI & DesignXplorer

Response Surface Channel Modeling Designer SI & DesignXplorer Response Surface Channel Modeling Designer SI & DesignXplorer 1 ANSYS, Inc. September 14, Outline Product Introductions Designer SI DesignXplorer Intro to DOE & Response Surface Modeling Response Surfaces

More information

True Differential IBIS model for SerDes Analog Buffer

True Differential IBIS model for SerDes Analog Buffer True Differential IBIS model for SerDes Analog Buffer Shivani Sharma, Tushar Malik, Taranjit Kukal IBIS Asia Summit Shanghai, China Nov. 14, 2014 Agenda Overview of Differential IBIS Description of test-case

More information

IEEE 802.3aq Task Force Dynamic Channel Model Ad Hoc Task 2 - Time variation & modal noise 10/13/2004 con-call

IEEE 802.3aq Task Force Dynamic Channel Model Ad Hoc Task 2 - Time variation & modal noise 10/13/2004 con-call IEEE 802.3aq Task Force Dynamic Channel Model Ad Hoc Task 2 - Time variation & modal noise 10/13/2004 con-call Time variance in MMF links Further test results Rob Coenen Overview Based on the formulation

More information

DesignCon Applying IBIS-AMI techniques to DDR5 analysis. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft

DesignCon Applying IBIS-AMI techniques to DDR5 analysis. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft DesignCon 2018 Applying IBIS-AMI techniques to DDR5 analysis Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft This page intentionally blank to support double-sided printing. Yes, we know it

More information

Date: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications

Date: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications SAS 1.1 PHY jitter MJSQ modifications T10/04-332r0 Date: October 4, 2004 To: T10 Technical Committee From: Bill Ham (bill.ham@hp,com) Subject: SAS 1.1 PHY jitter MJSQ modifications The following proposed

More information

Vision & Industry 4.0: Towards smarter sensors. Dr. Amina Chebira Vision Embedded Systems, CSEM SA October 4 th, 2016

Vision & Industry 4.0: Towards smarter sensors. Dr. Amina Chebira Vision Embedded Systems, CSEM SA October 4 th, 2016 Vision & Industry 4.0: Towards smarter sensors Dr. Amina Chebira Vision Embedded Systems, CSEM SA October 4 th, 2016 Outline Perception and vision Smarter sensors Recognition applications More miniaturization,

More information

AN IMPROVED NEURAL NETWORK-BASED DECODER SCHEME FOR SYSTEMATIC CONVOLUTIONAL CODE. A Thesis by. Andrew J. Zerngast

AN IMPROVED NEURAL NETWORK-BASED DECODER SCHEME FOR SYSTEMATIC CONVOLUTIONAL CODE. A Thesis by. Andrew J. Zerngast AN IMPROVED NEURAL NETWORK-BASED DECODER SCHEME FOR SYSTEMATIC CONVOLUTIONAL CODE A Thesis by Andrew J. Zerngast Bachelor of Science, Wichita State University, 2008 Submitted to the Department of Electrical

More information

Overview. Features. Technical Data Sheet 1 / 5. Power Amplifier XMV8140-D

Overview. Features. Technical Data Sheet 1 / 5. Power Amplifier XMV8140-D Overview Multi-channel power amplifiers with features designed specifically to benefit installation sound systems. Features Eight-channel power amp that can operate in both high-impedance (70V/100V line)

More information

Cognitive Radar Experiments At The Ohio State University. Graeme E. Smith The OSU ElectroScience Lab

Cognitive Radar Experiments At The Ohio State University. Graeme E. Smith The OSU ElectroScience Lab Cognitive Radar Experiments At The Ohio State University Graeme E. Smith The OSU ElectroScience Lab All Radar Systems Are Cognitive Consider an air traffic control radar The turn-and-burn sensor is not

More information

Building IBIS-AMI Models from Datasheet Specifications

Building IBIS-AMI Models from Datasheet Specifications DesignCon 2016 Building IBIS-AMI Models from Datasheet Specifications Eugene Lim, Intel Corporation Donald Telian, SiGuys Abstract Some high-speed SerDes devices do not come with IBIS-AMI models. For situations

More information

Building an Efficient, Low-Cost Test System for Bluetooth Devices

Building an Efficient, Low-Cost Test System for Bluetooth Devices Application Note 190 Building an Efficient, Low-Cost Test System for Bluetooth Devices Introduction Bluetooth is a low-cost, point-to-point wireless technology intended to eliminate the many cables used

More information

Machine Learning and RF Spectrum Intelligence Gathering

Machine Learning and RF Spectrum Intelligence Gathering A CRFS White Paper December 2017 Machine Learning and RF Spectrum Intelligence Gathering Dr. Michael Knott Research Engineer CRFS Ltd. Contents Introduction 3 Guiding principles 3 Machine learning for

More information

3D Distortion Measurement (DIS)

3D Distortion Measurement (DIS) 3D Distortion Measurement (DIS) Module of the R&D SYSTEM S4 FEATURES Voltage and frequency sweep Steady-state measurement Single-tone or two-tone excitation signal DC-component, magnitude and phase of

More information

Keysight MOI for USB Type-C Connectors & Cable Assemblies Compliance Tests (Type-C to Legacy Cable Assemblies)

Keysight MOI for USB Type-C Connectors & Cable Assemblies Compliance Tests (Type-C to Legacy Cable Assemblies) Revision 01.00 Nov-24, 2015 Universal Serial Bus Type-C TM Specification Revision 1.1 Keysight Method of Implementation (MOI) for USB Type-C TM Connectors and Cables Assemblies Compliance Tests Using Keysight

More information