Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard
|
|
- Lenard Harrell
- 5 years ago
- Views:
Transcription
1 Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard By Ken Willis, Product Engineering Architect; Ambrish Varma, Senior Principal Software Engineer; Dr. Kumar Keshavan, Senior Software Architect; Cadence Recent enhancements to the upcoming IBIS standard now support backchannel training, enabling IBIS- AMI models to emulate this real-world SerDes behavior. AMI modelers now can incorporate backchannel algorithms into their IBIS-AMI models, automating the optimization of transmitter and receiver equalization settings in the same manner as their actual SerDes hardware devices. This saves system designers significant time by avoiding a multitude of computationally intensive sweeping to determine optimum equalization settings for their link, while at the same time yielding more realistic and higher quality results that are more consistent with the hardware they seek to model. Contents Backchannel Basics...1 Backchannel Enhancements to the IBIS Standard...2 How Backchannel Simulations Work...3 Simulation Testbench Setup...6 Sweep Results...7 DFE Adaptation...11 Conclusion...13 References...13 Backchannel Basics Backchannel capability, also called link training in the context of serial links, is the ability of the serial link receiver (RX) to automatically tune the equalization settings of the serial link transmitter (TX) to optimize signal integrity (SI) and bit error rate (BER). This capability exists in popular serial link standards such as InfiniBand, Fibre Channel, SAS, 10GBASE-KR, and PCI Express 3.0 and 4.0 [1], [2]. Backchannel training enables the equalization settings of the RX and TX to be optimized in combination. This produces better BER margins than just the TX or RX being optimized individually, which is critical as margins tighten up at higher data rates. This also enables simulation to better mimic the behavior of the actual hardware, and enables engineers to make better design decisions based on their simulation results. In hardware, the TX and RX enter a training mode in which the TX is open to suggestion from the RX as to how to adjust its feed-forward equalization (FFE) settings. IN Z -1 Z -1 W 0 W 1 + OUT Figure 1: Feed-forward equalization
2 FFE is configured with several taps, or boost drivers, that help emphasize the high frequency (or de-emphasize the low frequency) aspects of the transmitted signal. These taps have coefficients to control their drive strength, and these coefficients have practical limits that must be observed. During backchannel training, the TX sends a test pattern to the RX. The RX then evaluates the signal quality of the transmitted signals and communicates back through the physical channel (i.e., backchannel) to the TX, telling it how to adjust its FFE settings. The settings are adjusted, a new pattern sent to the RX for evaluation, and the process continues until either the RX is satisfied with the signal quality, or the time or cycle limit is reached for the training process. When the TX FFE settings are locked in, then the actual data transmission occurs. This process is illustrated in the figure below. Start TX Sends Test Pattern TX Adjusts EQ End RX Evaluates Test Pattern Standard Serial Link SI Flow Training Phase Complete Yes SI OK? No RX Recommends EQ Adjustments Figure 2: Backchannel process Backchannel Enhancements to the IBIS Standard I/O buffer information specification, or IBIS [3], was ratified in 1993 to serve as a device modeling standard to enable SI simulation. In 2007, an algorithmic modeling interface (AMI) section was added to the specification to accommodate the equalization functionality found in modern serializer/deserializer (SerDes) devices, which brought a whole new level of simulation functionality to the industry. Recently, a buffer issue resolution document (BIRD 147) (4) that adds backchannel support was approved to go into the next revision of the IBIS specification. Cadence has implemented early support for this functionality based on both internal and external customer requests. The IBIS implementation of backchannel support is defined as a simple file interface, and consists of the addition of five new Reserved _ Parameters to go into the.ami files of the associated IBIS-AMI models. The following Reserved _ Parameters should be present in both TX and RX models that support backchannel training: BCI _ Protocol. The name of the standard protocol being used. Both the TX and RX need to be pointing to the same protocol for link training to be enabled. A model can support more than a single protocol. In the current version of the specification, only private protocols can be defined. There is provision in the specification to make IBIS-approved protocols public for backchannel training that the models may support in the future. BCI _ ID. The prefix to be used for the file passed between the TX and RX. The rules for BCI _ ID and associated files are protocol-dependent and described in the BCI _ Protocol. The private protocol used for this study requires that the TX and RX read and write the same file with the BCI _ ID of cdns _ bci. BCI _ State. The state of the model. The acceptable parameter values are off, training, converged, failed, and error. Both the TX and RX can update the BCI _ State parameter. The EDA tool can terminate training and continue with the traditional channel simulation if the BCI _ State is converged. The receiver AMI model requires two additional parameters to support backchannel: BCI _ Message _ Interval _ UI. Suggested AMI _ GetWave block size to use for waveform passing between the TX and RX AMI models. BCI _ Training _ UI. Maximum number of UIs to evaluate for backchannel training. The EDA tool uses this parameter value to terminate link training if both the models have not come to a mutual state of convergence. This is important to limit any runaway routines or infinite loops during training. 2
3 The IBIS-AMI models for both the TX and the RX must contain the associated AMI Reserved _ Parameters to be backchannel-capable. How Backchannel Simulations Work For backchannel training to be enabled in an IBIS-compliant channel simulator, a few simple prerequisites must be met: Both the TX and RX have IBIS-AMI models assigned In those IBIS-AMI models, both TX and RX models have the BCI _ State set for Training Both TX and RX models have identical BCI _ Protocol settings When the above conditions are in place, backchannel training is enabled, allowing the TX FFE settings to be tuned and set. When training is complete, channel simulation runs with the FFE settings in place, and the data transmission is simulated. The sections below describe the sequence of events in a five-step process that occurs at simulation time when a backchannel is initiated, using the PCI Express 4.0 model that Cadence developed with the new IBIS-based backchannel capability as an example. To enable an IBIS-AMI model with backchannel training capability, code modifications are required to perform each of these five steps. 1. The transmitter initiates the process With backchannel enabled, the TX sends a pattern of 1s and 0s to the receiver through the defined channel as a test pattern. This test pattern can be pre-defined by the BCI _ Protocol or can be run with any PRBS stimulus pattern set up in the simulation tool. In the models used for this study, the TX accepts the PRBS pattern generated by the simulation tool (Cadence Sigrity SystemSI technology) and does not require any specific pattern for link training. Next, the TX communicates to the RX what its capabilities are. This is done through a file interface. The TX writes out this file initially, using the BCI _ ID prefix defined in both AMI models. This file is read by the RX model to find out the status of the TX taps. The RX model opens the file because both models support the same BCI _ Protocol, and the protocol determines the rules for reading and writing the file and its contents. Following is an example of the initial BCI file written out by the Cadence TX AMI model: (amitx (tapincdec (-1 0) (0 0 ) (1 0 ))) This simple two-column format is set up with number pairs in each line for <tap _ id><tap _ state>, which indicates the following: Tap Number What it Means tap _ id 1 Precursor tap tap _ id 0 Main tap tap _ id 1 Post-cursor post tap tap _ state 0 the tap is open for adjustment tap _ state 1 the tap is at its maximum limit tap _ state 1 the tap is at its minimum limit Table 1: tap_id and tap_state The TX writes out a text file that tells the RX how many taps it has, the tap configuration (i.e., how many pre-cursor and post-cursor taps exist), and whether they are open for adjustment up or down in strength. In the example file shown above, all three taps are open for adjustment in either direction. 3
4 The rules for tap adjustment must be documented with the TX AMI model as the RX model needs to know the limits of the TX model. (In this case, as both the TX and RX models were Cadence AMI models, this was not a concern.) 2. The receiver evaluates the waveforms The receiver then evaluates the signal quality of the waveforms it receives. There is no pre-defined method to do this; the RX AMI model is simply a black box. It accepts the received waveforms, applies its AMI equalization functionality, outputs those equalized waveforms, and then evaluates the resulting signal quality using its own algorithm, however it is defined. One example algorithm that SerDes receivers may apply is based on error sampling (figure 3). The receiver may monitor the median of the voltage distribution of the eye density, and can measure the delta between where the actual waveform voltages fall at the sampling point vs. the median value. That delta is considered the error value, and can be either positive, meaning above the median value, or negative, meaning it falls below the median value. Figure 3: Signal quality evaluation by the receiver The error sampling algorithm in the DFE corrects the post-cursor taps only in the RX, but the sampler has enough information from previous samples about the contribution to the overall error from the pre-cursor taps as well. It then uses this information to decide which direction the correction needs to be done, and conveys this information to the TX. This correction must be averaged over a period of time to provide stability and reduce dithering in the tap values. A typical sampler algorithm is based on the following equation: UP_DN n = ƒ n (ε 0,S n ) Where UP_DNn is the up- or down-correction for the n th tap; ε 0 is the error at the current location based on the median of the desired distribution (b0 in the figure above); S n is the state of the n th tap (e.g., 1 or 1 for NRZ). For a simple implementation of the function, the possible values of UP_DN are 1, 0 and 1, indicating to the TX to decrease, keep constant, or increase the n th tap value. This is just one method of determining the signal quality of the waveform processed by the RX. For backchannel training, each RX must analyze the waveform and determine whether the TX taps should be modified further to improve the quality of the signal. 3. The receiver requests TX FFE adjustments Based on the evaluation and knowing the current state of the TX s FFE settings, the RX then writes out the adjustments it wants the TX to make to its FFE settings for the next training transaction. In the models used for this study, the RX model does this by overwriting the same file it originally got from the TX, with a slightly different meaning for the second column. 4
5 Here is an example of the initial BCI file written out by the Cadence RX AMI model: (amirx (tapincdec (-1 1) (0 0 ) (1-1 ))) Again, a simple two-column format is set up with number pairs in each line for <tap_id><tap_equalization_directive>, which indicates the following: Tap Number What it Means tap_id 1 Precursor tap tap_id 0 Main tap tap_id 1 Post-cursor post tap tap_equalization_directive 0 Make no adjustment tap_equalization_directive 1 Increase equalization tap_equalization_directive 1 Decrease equalization Table 2: tap_id and tap_equalization_directive The RX overwrites the original BCI file, indicating what FFE adjustments it wants the TX to make. Because both the TX and RX support the same BCI _ Protocol, the RX understands how much the TX tap values will go up or down when it requests a change in equalization. 4. The transmitter adjusts and re-transmits The TX reads the newly-written BCI file, adjusts its FFE tap settings, and sends a new pattern for evaluation by the RX. 5. The backchannel training completes This overall process described above occurs multiple times until one of two things happen: The RX writes out a BCI file that indicates no further adjustments are needed (i.e., all tap_equalization_ directives in the BCI file are written out as 0) and changes the Reserved _ Parameter BCI _ State to converged. The BCI _ Training _ UI limit is reached In either case, when one of the two conditions above are met, the backchannel training terminates, the FFE settings in the TX are locked down, and the full channel simulation is run by the simulation tool. Backchannel Simulation Example To study the impact of backchannel training on signal quality, the following testbench was constructed (figure 4). AMI AMI no BC AMI PCIe 4.0 Single Channel Topology AMI BC TX_Primary TP1 Channel TP2 RX_Primary Figure 4: Simulation testbench 5
6 Simulation Testbench Setup The channel block was populated with a family of scattering parameters, or S-parameters, ranging in physical length from 2 to 40 inches, and representing insertion losses of 1.4dB to 21.7dB at 8GHz, which is the Nyquist frequency for PCI Express 4.0 data rates of 16Gbps. These S-parameters are plotted in the figure below. Figure 5: Channel S-parameters Two sets of IBIS-AMI models are included in the testbench. They are identical; they contain the same spec-level PCI Express 4.0 functionality. The one difference is that one set is enabled with IBIS-based backchannel functionality, while the other is not. Shown below are the step responses for the channel models in the topology. Figure 6: Channel step responses 6
7 The associated impulse responses are also shown in the figure below. Figure 7: Channel impulse responses As can be observed from the previous plots, the shorter channels exhibit significant reflection behavior, while the longer channels are almost entirely dominated by loss, and the magnitude of the reflections are largely attenuated by the time they reach the receiver. Sweep Results Two sets of channel model sweeps were set up for the testbench. Both sets of sweeps had adaptive, 2-tap decision feedback equalization (DFE) at the receiver. For the first set of sweeps, the TX FFE was allowed to self-optimize its tap coefficients based on the impulse response of the channel. This employs a least mean square (LMS) algorithm to calculate the optimum tap coefficients to open up the eye for the given channel. This is done strictly from the standpoint of the TX, without any knowledge of the RX equalization functionality. This produced the following results: Figure 8: Sweep results, no backchannel For the second set of sweeps, backchannel is enabled. Rather than having the TX self-optimize its coefficients without any knowledge of the receiver, the RX is allowed to evaluate the training patterns sent through the channel by the TX, and direct the TX to make adjustments to its equalization. 7
8 Figure 9: Sweep results, with backchannel enabled The results with backchannel enabled were universally better than without across the metrics of eye height, jitter, and normalized jitter and noise (NJN). NJN is a signal quality metric defined as the normalized jitter and noise, and is computed by dividing the noise and jitter regions within one unit interval (UI) by the total eye area (figure 10). Figure 10: NJN The plots below (figures 11-12) show the percentage improvement of the three metrics (eye height, width, and NJN) across the spectrum of channel insertion loss. % Improvement IL (db) Eye height improvement with backchannel enabled Eye width improvement with backchannel enabled Figure 11: Eye height and width improvement vs. insertion loss 8
9 % Improvement IL (db) Figure 12: NJN improvement vs. insertion loss The improvement is substantial; all metrics improved for each case. To give a composite picture of the improvement, the percentage of improvement for each metric was averaged together for each case. That plot is shown below % Improvement IL (db) Figure 13: Composite improvement vs. insertion loss The general trend shows that improvement from backchannel increases as the channels get more lossy and less reflective, up to the point at which the equalization starts to reach its limits in compensating for the loss. This makes some intuitive sense, as equalization is designed to compensate for channel loss, and is generally less effective in counteracting reflection. FFE Adaptation To understand more about the effect of backchannel training, we will examine one of these cases more closely. Looking at the 31-inch channel, we saw eye height improvement of 39%, jitter improvement of 9%, and NJN improvement of 4%. 9
10 Figure 14: Eye contours for 31 channel, with (blue) and without (red) backchannel In both the self-optimized and backchannel cases, the FFE tap coefficients for this case began at the same values. But while the non-backchannel case kept those coefficients throughout the channel simulation, they changed significantly when backchannel training was enabled. These FFE tap coefficients are plotted below. Note that the pre- and post-cursor FFE tap coefficients are actually negative values, but are plotted here as absolute values to facilitate comparisons in the plot. FFE Tap Adaption Tap Coefficient Time (usec) Pre (abs) Main (abs) Post (abs) Figure 15: Adapted FFE tap coefficients The magnitude of coefficients for both the pre- and post-cursor FFE taps decreased by about 34% and 13% respectively, meaning that the FFE was essentially turned down during the backchannel training process, leaving more of the equalization work to the RX and its DFE functionality. 10
11 DFE Adaptation The DFE coefficients were plotted out for the same 31-inch channel case, with backchannel both off and on. Below is the plot of the DFE adaptation with backchannel enabled. Figure 16: DFE adaptation with backchannel on; tap 1 is blue and tap 2 is green Below is the result with backchannel turned off. Figure 17: DFE adaptation, with backchannel off; tap 1 is blue and tap 2 is green Note how with backchannel training enabled in Figure 16, the first DFE tap coefficient starts out low, increases to a higher level, then drops down to a lower level. This is an interesting behavior; initially the FFE post-cursor tap was actually over-equalizing the signal, and the first DFE tap was trying to compensate for it. Once it communicated to the FFE to turn down its post-cursor equalization, this DFE tap stabilized at a lower level. This contrasts with Figure 17, where the DFE tap goes high and stays high, fighting the FFE post-cursor over-equalization throughout the simulation. The final DFE coefficients reported for both cases are shown below. Case DFE tap 1 DFE tap 2 31 channel, BC off channel, BC on % difference Table 3: Final DFE coefficients with backchannel on and off For this case, while the FFE was turned down slightly, the first DFE tap was turned down significantly, and the second DFE tap was increased by almost 17%. 11
12 Pre- and Post-Cursor Roles Regarding ISI The fundamental goal of equalization such as FFE and DFE is to help cancel inter-symbol interference, or ISI. The transmitter s FFE has the ability to cancel both pre- and post-cursor ISI, while the receiver s DFE, quite powerful with its adaptive capability, is limited to addressing post-cursor ISI. With this in mind, it was interesting to look at what would happen if we focused the FFE exclusively on pre-cursor ISI, and left all of the post-cursor ISI to the DFE. To enable this, the FFE was configured to enable only its pre-cursor tap, and the simulation for the 31-inch channel was re-run with backchannel enabled, allowing the RX to direct the pre-cursor setting of the TX. This improved the result even further than the original backchannel-enabled simulation, as shown below. Figure 18: Eye opening improvement with FFE focused on pre-cursor tap Eye height improved from 82mV to 95mV, eye jitter improved from 0.37 to 0.31UI, and NJN improved from 0.82 to The pre-cursor FFE tap adaptation from this simulation is plotted below. Tap Coeffcient Time (usec) Figure 19: Pre-cursor only FFE tap adaptation In this case, the pre-cursor FFE tap adapted to a value of 0.13, as opposed to the value of that occurred when both pre- and post-cursor taps were enabled. So the FFE is doing more pre-cursor equalization work than before. Figure 20 shows the plot of the DFE adaptation for this case
13 Figure 20: Pre-cursor only DFE adaptation The first DFE tap adapted to a higher value of between 25mv and 30mV, about an order of magnitude higher than with the FFE post-cursor tap being actively used. This shows how the DFE is doing significantly more of the post-cursor equalization work. The second DFE tap then stabilizes at a lower value than before, around 12.5mV, vs. approximately 16mV in the previous case, a decrease of about 28%. This shows that equalization is doing a better job, and the second DFE tap essentially has less work to do. Having the FFE focus exclusively on the pre-cursor ISI and having the DFE do all the post-cursor equalization produced the best overall results in this case. Conclusion This paper provided an overview of backchannel training functionality in modern high-speed serial link interfaces and the recent enhancements to the IBIS specification that enable backchannel capability to be incorporated into channel simulations using IBIS-AMI models. Multiple simulation results were presented that incorporated backchannel training, all of which showed significant improvement over cases where the transmitter self-optimized its equalization settings, absent of communication with the receiver. The roles of pre- and post-cursor equalization by feed-forward and decision feedback equalizers were explored. Guidance on how to utilize the new IBIS functionality to incorporate backchannel training into IBIS-AMI models was also provided, to enable more accurate representation of the behavior of SerDes devices that have backchannel capability. References 1. Mohammad S. Mobin et al., TX back channel adaptation algorithm and protocol emulation with application to PCIe, SAS, FC, and 10GBASE-KR, DesignCon PCI Express Base Specification Revision 4.0 Version 1.0 September 27, Cadence software, hardware and semiconductor IP enable electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work, and play. The company s System Design Enablement strategy helps customers develop differentiated products from chips to boards to systems Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners /18 MC/DM/PDF
Extending IBIS-AMI to Support Back-Channel Communications DesignCon IBIS Summit February 3, 2011 Santa Clara, CA
Extending IBIS-AMI to Support Back-Channel Communications DesignCon IBIS Summit February 3, 2011 Santa Clara, CA Kumar Keshavan - Sigrity Marcus Van Ierssel Snowbush IP (Gennum) Ken Willis - Sigrity Agenda
More informationEffect of Power Noise on Multi-Gigabit Serial Links
Effect of Power Noise on Multi-Gigabit Serial Links Ken Willis (kwillis@sigrity.com) Kumar Keshavan (ckumar@sigrity.com) Jack Lin (jackwclin@sigrity.com) Tariq Abou-Jeyab (tariqa@sigrity.com) Sigrity Inc.,
More informationBridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix
Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix 1 Agenda Synergy between simulation and lab based measurements IBIS-AMI overview Simulation and measurement correlation
More informationComparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft
Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Asian IBIS Summit 2017 Taipei, ROC November 15, 2017 9 Combinations of TX and RX Model Types AMI file has: GetWave_Exists
More informationComparison of Time Domain and Statistical IBIS-AMI Analyses
Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Asian IBIS Summit 2017 Shanghai, PRC November 13, 2017 9 Combinations of TX and RX Model Types AMI file has: GetWave_Exists
More informationHigh-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers
High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers AN678 Subscribe This application note provides a set of guidelines to run error free across backplanes at high-speed
More informationEQUALIZERS. HOW DO? BY: ANKIT JAIN
EQUALIZERS. HOW DO? BY: ANKIT JAIN AGENDA DFE (Decision Feedback Equalizer) Basics FFE (Feed-Forward Equalizer) Basics CTLE (Continuous-Time Linear Equalizer) Basics More Complex Equalization UNDERSTANDING
More informationIBIS-AMI Modeling Recommendations European IBIS Summit 2010
IBIS-AMI Modeling Recommendations European IBIS Summit 2010 May 12, 2010 Hildesheim, Germany Kumar Keshavan Ken Willis Presented by Srdjan Djordjevic Agenda When is AMI required? IBIS-AMI key concepts
More informationA SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin. Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft
A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft AGENDA A SerDes Balancing Act Introduction Co-Optimization
More informationA 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c,
4th International Conference on Computer, Mechatronics, Control and Electronic Engineering (ICCMCEE 2015) A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a,
More informationHigh-Speed Transceiver Toolkit
High-Speed Transceiver Toolkit Stratix V FPGA Design Seminars 2011 3.0 Stratix V FPGA Design Seminars 2011 Our seminars feature hour-long modules on different Stratix V capabilities and applications to
More informationTo learn fundamentals of high speed I/O link equalization techniques.
1 ECEN 720 High-Speed Links: Circuits and Systems Lab5 Equalization Circuits Objective To learn fundamentals of high speed I/O link equalization techniques. Introduction An ideal cable could propagate
More information06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07
06-496r3 SAS-2 Electrical Specification Proposal Kevin Witt SAS-2 Phy Working Group 1/16/07 Overview Motivation Multiple SAS-2 Test Chips Have Been Built and Tested, SAS-2 Product Designs have Started
More information06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005
06-011r0 Towards a SAS-2 Physical Layer Specification Kevin Witt 11/30/2005 Physical Layer Working Group Goal Draft a Specification which will: 1. Meet the System Designers application requirements, 2.
More informationEnd-to-End System-Level Simulations with Repeaters for PCIe Gen4: A How-To Guide
DesignCon 2017 End-to-End System-Level Simulations with Repeaters for PCIe Gen4: A How-To Guide Yongyao Li, Huawei liyongyao@huawei.com Casey Morrison, Texas Instruments cmorrison@ti.com Fangyi Rao, Keysight
More informationChip-to-module far-end TX eye measurement proposal
Chip-to-module far-end TX eye measurement proposal Raj Hegde & Adam Healey IEEE P802.3bs 400 Gb/s Ethernet Task Force March 2017 Vancouver, BC, Canada 1 Background In smith_3bs_01a_0915, it was shown that
More informationTITLE. Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System
TITLE Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System Hong Ahn, (Xilinx) Brian Baek, (Cisco) Ivan Madrigal (Xilinx) Image Hongtao Zhang
More information56+ Gb/s Serial Transmission using Duobinary Signaling
56+ Gb/s Serial Transmission using Duobinary Signaling Jan De Geest Senior Staff R&D Signal Integrity Engineer, FCI Timothy De Keulenaer Doctoral Researcher, Ghent University, INTEC-IMEC Introduction Motivation
More informationBuilding IBIS-AMI Models From Datasheet Specifications
TITLE Building IBIS-AMI Models From Datasheet Specifications Eugene Lim, (Intel of Canada) Donald Telian, (SiGuys Consulting) Image SPEAKERS Eugene K Lim Hardware Design Engineer, Intel Corporation eugene.k.lim@intel.com
More informationEqualizations for multi-level signal
Equalizations for multi-level signal EPEPS IBIS Summit, October 18, 2017, San Jose, California NANA DIKHAMINJIA, ILIA STATE UNIVERSITY, TBILISI, GEORGIA, In cooperation with: J. He, H. Deng, M. Tsiklauri,
More information100 Gb/s: The High Speed Connectivity Race is On
100 Gb/s: The High Speed Connectivity Race is On Cathy Liu SerDes Architect, LSI Corporation Harold Gomard SerDes Product Manager, LSI Corporation October 6, 2010 Agenda 100 Gb/s Ethernet evolution SoC
More informationMulti-Gigabit Serial Link Simulation with Xilinx 7 Series FPGA GTX Transceiver IBIS-AMI Models
White Paper: 7 Series FPGAs WP424 (v1.) September 28, 212 Multi-Gigabit Serial Link Simulation with Xilinx 7 Series FPGA GTX Transceiver IBIS-AMI Models By: Harry Fu, Romi Mayder, and Ian Zhuang The 7
More informationEDI CON USA Addressing DDR5 design challenges with IBIS-AMI modeling techniques. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft
EDI CON USA 2017 Addressing DDR5 design challenges with IBIS-AMI modeling techniques Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft This page intentionally blank to support double-sided
More informationIBIS-AMI: New Users, New Uses
IBIS-AMI: New Users, New Uses Panel Discussion: Wednesday January 31, 2018, 3:45-5pm Moderator: Donald Telian, SiGuys Welcome to the 2018 AMI Panel Discussion IBIS-AMI: New Users, New Uses o Donald Telian,
More informationHigh Speed I/O 2-PAM Receiver Design. EE215E Project. Signaling and Synchronization. Submitted By
High Speed I/O 2-PAM Receiver Design EE215E Project Signaling and Synchronization Submitted By Amrutha Iyer Kalpana Manickavasagam Pritika Dandriyal Joseph P Mathew Problem Statement To Design a high speed
More informationNRZ CHIP-CHIP. CDAUI-8 Chip-Chip. Tom Palkert. MoSys 12/16/2014
NRZ CHIP-CHIP CDAUI-8 Chip-Chip Tom Palkert MoSys 12/16/2014 Proposes baseline text for an 8 lane 400G Ethernet electrical chip to chip interface (CDAUI-8) using NRZ modulation. The specification leverages
More informationBuilding IBIS-AMI Models from Datasheet Specifications
DesignCon 2016 Building IBIS-AMI Models from Datasheet Specifications Eugene Lim, Intel Corporation Donald Telian, SiGuys Abstract Some high-speed SerDes devices do not come with IBIS-AMI models. For situations
More informationCAUI-4 Chip Chip Spec Discussion
CAUI-4 Chip Chip Spec Discussion 1 Chip-Chip Considerations Target: low power, simple chip-chip specification to allow communication over loss with one connector Similar to Annex 83A in 802.3ba 25cm or
More informationChannel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces
Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces Adam Healey Avago Technologies IEEE P802.3bs 400 GbE Task Force March 2015 Introduction Channel Operating Margin (COM) is a figure of merit
More informationIBIS 5.0 AMI Basic Principles. Basis for existing models and existing flows
IBIS 5.0 AMI Basic Principles Basis for existing models and existing flows Walter Katz IBIS AMI October 20, 2009 Signal Integrity Software, Inc. High Speed SerDes Challenges and Simplifications Simplifications
More informationOIF CEI 6G LR OVERVIEW
OIF CEI 6G LR OVERVIEW Graeme Boyd, Yuriy Greshishchev T10 SAS-2 WG meeting, Houston, 25-26 May 2005 www.pmc-sierra.com 1 Outline! Why CEI-6G LR is of Interest to SAS-2?! CEI-6G- LR Specification Methodology!
More informationTrue Differential IBIS model for SerDes Analog Buffer
True Differential IBIS model for SerDes Analog Buffer Shivani Sharma, Tushar Malik, Taranjit Kukal IBIS Asia Summit Shanghai, China Nov. 14, 2014 Agenda Overview of Differential IBIS Description of test-case
More informationIBIS-AMI Correlation and BIRD Update
IBIS-AMI Correlation and BIRD Update SiSoft IBIS-ATM Working Group 4/1/08 Signal Integrity Software, Inc. Overview DesignCon IBIS Summit presentation demonstrated interoperability and performance SiSoft
More informationStudies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission
Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission Miao Li Department of Electronics Carleton University Ottawa, ON. K1S5B6, Canada Tel: 613 525754 Email:mili@doe.carleton.ca
More informationDesignCon Applying IBIS-AMI techniques to DDR5 analysis. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft
DesignCon 2018 Applying IBIS-AMI techniques to DDR5 analysis Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft This page intentionally blank to support double-sided printing. Yes, we know it
More informationTwo for One: SerDes Flows for AMI Model Development
Two for One: SerDes Flows for AMI Model Development Corey Mathis, Ren Sang Nah (MathWorks) Richard Allred, Todd Westerhoff (SiSoft) DesignCon 2016 IBIS Summit Santa Clara, California January 22, 2016 *
More informationGetting the Most from IBIS-AMI: Tips & Secrets from the Experts
Getting the Most from IBIS-AMI: Tips & Secrets from the Experts Panel Discussion: Tuesday January 31, 2017, 4:45-6pm Moderator: Donald Telian, SiGuys Welcome to the 2017 AMI Panel Discussion Getting the
More informationMSAN B1Q Line Code Tutorial Application Note. Introduction. Line Coding
2B1Q Line Code Tutorial Introduction Line Coding ISSUE 2 March 1990 In August 1986 the T1D1.3 (Now T1E1.4) technical subcommittee of the American National Standards Institute chose to base their standard
More informationBackplane Applications with 28 nm FPGAs
Backplane Applications with 28 nm FPGAs WP-01185-1.1 White Paper This white paper covers the challenges of backplane applications and how to use the features of Altera Stratix V GX and GS FPGAs to address
More informationValidation & Analysis of Complex Serial Bus Link Models
Validation & Analysis of Complex Serial Bus Link Models Version 1.0 John Pickerd, Tektronix, Inc John.J.Pickerd@Tek.com 503-627-5122 Kan Tan, Tektronix, Inc Kan.Tan@Tektronix.com 503-627-2049 Abstract
More informationAsian IBIS Summit, Tokyo, Japan
Asian IBIS Summit, Tokyo, Japan Satoshi Nakamizo / 中溝哲士 12 Nov. 2018 Keysight Technologies Japan K.K. T h e d a t a e y e i s c l o s i n g 1600 3200 6400 Memory channel BW limited Rj improving slowly
More informationIBIS-AMI Terminology Overview
IBIS-AMI Terminology Overview Walter Katz, SiSoft wkatz@sisoft.com Mike Steinberger, SiSoft msteinb@sisoft.com Todd Westerhoff, SiSoft twesterh@sisoft.com DAC 2009 IBIS Summit San Francisco, CA July 28,
More informationSV2C 28 Gbps, 8 Lane SerDes Tester
SV2C 28 Gbps, 8 Lane SerDes Tester Data Sheet SV2C Personalized SerDes Tester Data Sheet Revision: 1.0 2015-03-19 Revision Revision History Date 1.0 Document release. March 19, 2015 The information in
More informationT10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005
T10/05-428r0 SAS-2 channels analyses and suggestion for physical link requirements To: T10 Technical Committee From: Yuriy M. Greshishchev, PMC-Sierra Inc. (yuriy_greshishchev@pmc-sierra.com) Date: 06
More informationSERDES High-Speed I/O Implementation
SERDES High-Speed I/O Implementation FTF-NET-F0141 Jon Burnett Digital Networking Hardware A R P. 2 0 1 4 External Use Overview SerDes Background TX Equalization RX Equalization TX/RX Equalization optimization
More informationQAM-Based Transceiver Solutions for Full-Duplex Gigabit Ethernet Over 4 Pairs of UTP-5 Cable. Motivation for Using QAM
QAM-Based Transceiver Solutions for Full-Duplex Gigabit Ethernet Over 4 Pairs of UTP-5 Cable Henry Samueli, Jeffrey Putnam, Mehdi Hatamian Broadcom Corporation 16251 Laguna Canyon Road Irvine, CA 92618
More informationVirtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide
Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide for SiSoft Quantum Channel Designer Notice of Disclaimer The information disclosed to you hereunder (the Materials
More informationClause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM
BACKPLANE CONSORTIUM Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2 Technical Document Last Updated: April 29, 2008 1:07 PM Backplane Consortium 121 Technology Drive, Suite 2 Durham, NH 03824 University
More informationBeta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007
Beta and Epsilon Point Update Adam Healey Mark Marlett August 8, 2007 Contributors and Supporters Dean Wallace, QLogic Pravin Patel, IBM Eric Kvamme, LSI Tae-Kwang Jeon, LSI Bill Fulmer, LSI Max Olsen,
More information3 Definitions, symbols, abbreviations, and conventions
T10/02-358r2 1 Scope 2 Normative references 3 Definitions, symbols, abbreviations, and conventions 4 General 4.1 General overview 4.2 Cables, connectors, signals, transceivers 4.3 Physical architecture
More informationSHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax
SHF Communication Technologies AG -- Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 12125 B Compact
More informationExperimental results on single wavelength 100Gbps PAM4 modulation. Matt Traverso, Cisco Marco Mazzini, Cisco Atul Gupta, Macom Tom Palkert, Macom
Experimental results on single wavelength 100Gbps PAM4 modulation Matt Traverso, Cisco Marco Mazzini, Cisco Atul Gupta, Macom Tom Palkert, Macom 1 Past Presentations Selection of presentations at ieee
More informationNew SI Techniques for Large System Performance Tuning
DesignCon 2016 New SI Techniques for Large System Performance Tuning Donald Telian, SiGuys telian@siguys.com Michael Steinberger, SiSoft msteinb@sisoft.com Barry Katz, SiSoft bkatz@sisoft.com Abstract
More information40 AND 100 GIGABIT ETHERNET CONSORTIUM
40 AND 100 GIGABIT ETHERNET CONSORTIUM Clause 93 100GBASE-KR4 PMD Test Suite Version 1.0 Technical Document Last Updated: October 2, 2014 40 and 100 Gigabit Ethernet Consortium 121 Technology Drive, Suite
More informationTwo for One: Leveraging SerDes Flows for AMI Model Development
TITLE Two for One: Leveraging SerDes Flows for AMI Model Development Todd Westerhoff, SiSoft Corey Mathis, MathWorks Image Authors: Corey Mathis, Ren Sang Nah (MathWorks) Richard Allred, Todd Westerhoff
More informationEqualize 10Gbase-CX4 and Copper InfiniBand Links with the MAX3983
Design Note: HFDN-27.0 Rev.1; 04/08 Equalize 10Gbase-CX4 and Copper InfiniBand Links with the MAX3983 AAILABLE Equalize 10Gbase-CX4 and Copper InfiniBand Links with the MAX3983 1 Introduction This discussion
More informationReturn Loss of Test Channel for Rx ITT in Clause 136 (#72)
Return Loss of Test Channel for Rx ITT in Clause 136 (#72) Yasuo Hidaka Fujitsu Laboratories of America, Inc. IEEE P802.3cd 50GbE, 100GbE, and 200GbE Task Force, July 11-13, 2017 IEEE 802.3 Plenary Meeting
More informationDesignCon IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems. Hongtao Zhang, Xilinx Inc.
DesignCon 2015 IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems Hongtao Zhang, Xilinx Inc. hongtao@xilinx.com Fangyi Rao, Keysight Technologies fangyi_rao@keysight.com Xiaoqing Dong, Huawei Technologies
More informationRevving up VPX for 10Gbaud operation a case study for implementing IEEE 802.3ap 10GBASE-KR over a VPX backplane Bob Sullivan, Michael Rose, Jason Boh
Introduction VPX has become the defacto standard for the current generation of military embedded computing platforms. These systems include high-speed serial fabrics such as Serial Rapid I/O, PCI Express,
More informationA PROGRAMMABLE PRE-CURSOR ISI EQUALIZATION CIRCUIT FOR HIGH-SPEED SERIAL LINK OVER HIGHLY LOSSY BACKPLANE CHANNEL
A PROGRAMMABLE PRE-CUROR II EQUALIZATION CIRCUIT FOR HIGH-PEED ERIAL LINK OVER HIGHLY LOY BACKPLANE CHANNEL Bo Wang, Dianyong Chen, Bangli Liang, Jinguang Jiang 2 and Tad Kwasniewski DOE, Carleton University,
More informationDP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005
Application Note DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height REVISION DATE: January 11, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed
More informationTo learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.
1 ECEN 720 High-Speed Links: Circuits and Systems Lab2- Channel Models Objective To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence. Introduction
More informationExperimental Demonstration of 56Gbps NRZ for 400GbE 2km and 10km PMD Using 100GbE Tx & Rx with Rx EQ
Experimental Demonstration of 56Gbps NRZ for 400GbE 2km and 10km PMD Using 100GbE Tx & Rx with Rx EQ Yangjing Wen, Fei Zhu, and Yusheng Bai Huawei Technologies, US R&D Center Santa Clara, CA 95050 IEEE802.3bs
More informationTransmit Waveform Calibration for Receiver Testing. Kevin Witt & Mahbubul Bari Jan 15, r1
Transmit Waveform Calibration for Receiver Testing Kevin Witt & Mahbubul Bari Jan 15, 2008 07-492r1 1 Goal Evaluate ISI Calibration of the Delivered Signal for the Stressed Receiver Sensitivity Test (07-486
More informationRiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005
RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction
More informationQ2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005
Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: February 22, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in
More informationVERIFICATION OF RECEIVER EQUALIZATION BY INTEGRATING DATAFLOW SIMULATION AND PHYSICAL CHANNELS. A Thesis. presented to.
VERIFICATION OF RECEIVER EQUALIZATION BY INTEGRATING DATAFLOW SIMULATION AND PHYSICAL CHANNELS A Thesis presented to the Faculty of California Polytechnic State University, San Luis Obispo In Partial Fulfillment
More informationXilinx Answer Link Tuning For UltraScale and UltraScale+
Xilinx Answer 70918 Link Tuning For UltraScale and UltraScale+ Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note that
More informationUltra-high-speed Interconnect Technology for Processor Communication
Ultra-high-speed Interconnect Technology for Processor Communication Yoshiyasu Doi Samir Parikh Yuki Ogata Yoichi Koyanagi In order to improve the performance of storage systems and servers that make up
More informationECEN720: High-Speed Links Circuits and Systems Spring 2017
ECEN72: High-Speed Links Circuits and Systems Spring 217 Lecture 4: Channel Pulse Model & Modulation Schemes Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Lab 1 Report
More informationTDEC for PAM4 Potential TDP replacement for clause 123, and Tx quality metric for future 56G PAM4 shortwave systems
TDEC for PAM4 Potential TDP replacement for clause 123, and Tx quality metric for future 56G PAM4 shortwave systems 802.3bs ad hoc 19 th April 2016 Jonathan King 1 Introduction Link budgets close if: Tx
More informationBACKPLANE ETHERNET CONSORTIUM
BACKPLANE ETHERNET CONSORTIUM Clause 72 10GBASE-KR PMD Test Suite Version 1.1 Technical Document Last Updated: June 10, 2011 9:28 AM Backplane Ethernet Consortium 121 Technology Drive, Suite 2 Durham,
More informationQPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005
Application Note QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height REVISION DATE: January 12, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed
More informationDesignCon 2010 Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement
DesignCon 2010 Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement Todd Westerhoff, Signal Integrity Software, Inc. twesterh@sisoft.com Adge Hawes, IBM adge@uk.ibm.com
More informationTDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1a. May 3 rd 2016 Jonathan King Finisar
TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1a May 3 rd 2016 Jonathan King Finisar 1 Proposal for TDECQ for PAM4 signals -1 Scope based, TDEC variant expanded for all
More informationINTRODUCTION TO IBIS-AMI. Todd Westerhoff, SiSoft Mike LaBonte, SiSoft Walter Katz, SiSoft
INTRODUCTION TO IBIS-AMI Todd Westerhoff, SiSoft Mike LaBonte, SiSoft Walter Katz, SiSoft SPEAKERS Image Image Mike LaBonte Senior IBIS-AMI Specialist, SiSoft mlabonte@sisoft.com www.sisoft.com An EDA
More informationECEN 720 High-Speed Links Circuits and Systems
1 ECEN 720 High-Speed Links Circuits and Systems Lab4 Receiver Circuits Objective To learn fundamentals of receiver circuits. Introduction Receivers are used to recover the data stream transmitted by transmitters.
More information08-027r2 Toward SSC Modulation Specs and Link Budget
08-027r2 Toward SSC Modulation Specs and Link Budget (Spreading the Pain) Guillaume Fortin, Rick Hernandez & Mathieu Gagnon PMC-Sierra 1 Overview The JTF as a model of CDR performance Using the JTF to
More informationTDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1. May 3rd 2016 Jonathan King
TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1 May 3rd 2016 Jonathan King 1 Proposal for TDEC for PAM4 signals -1 Scope based, TDEC variant expanded for all three sub-eyes
More informationTDECQ changes and consequent spec limits
TDECQ changes and consequent spec limits 802.3bs SMF ad hoc, 13th June 2017 Jonathan King, Finisar With data from Marco Mazzini, Cisco Marlin Viss, Keysight 1 Intro: Link budget, OMA outer and TDECQ Power
More informationTo learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits
1 ECEN 720 High-Speed Links: Circuits and Systems Lab6 Link Modeling with ADS Objective To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed
More informationEE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9" FR4 26" FR4. 9" FR4, via stub.
EE29C Spring 211 Lecture 5: Equalization Techniques Elad Alon Dept. of EECS Link Channels Attenuation [db] -1-2 -3-4 -5 9" FR4, via stub 9" FR4 26" FR4-6 26" FR4, via stub 2 4 6 8 1 frequency [GHz] EE29C
More informationQAM-Based 1000BASE-T Transceiver
QAM-Based 1000BASE-T Transceiver Oscar Agazzi, Mehdi Hatamian, Henry Samueli Broadcom Corp. 16251 Laguna Canyon Rd. Irvine, CA 92618 714-450-8700 802.3, Irvine, CA, March 1997 Overview The FEXT problem
More informationECEN 720 High-Speed Links: Circuits and Systems
1 ECEN 720 High-Speed Links: Circuits and Systems Lab4 Receiver Circuits Objective To learn fundamentals of receiver circuits. Introduction Receivers are used to recover the data stream transmitted by
More informationImproved 100GBASE-SR4 transmitter testing
Improved 100GBASE-SR4 transmitter testing Piers Dawe IEEE P802.3bm, May 2014, Norfolk, VA Supporters Paul Kolesar Mike Dudek Ken Jackson Commscope QLogic Sumitomo 2 Introduction The way of defining transmitter
More informationPreliminary COM results for two reference receiver models
Preliminary COM results for two reference receiver models Yuchun Lu, Huawei Zhilei Huang, Huawei Yan Zhuang, Huawei Pengchao Zhao, Huawei Weiyu Wang, Huawei IEEE 802.3 100 Gb/s, 200 Gb/s, and 400 Gb/s
More informationAnalyze and Optimize 32- to 56- Gbps Serial Link Channels
Analyze and Optimize 32- to 56- Gbps Serial Link Channels January 26, 2017 Al Neves Chief Technologist Wild River Technology Jack Carrel SerDes Applications Engineer Xilinx Heidi Barnes SI/PI Applications
More informationTDECQ update noise treatment and equalizer optimization (revision of king_3bs_02_0217_smf)
TDECQ update noise treatment and equalizer optimization (revision of king_3bs_02_0217_smf) 21st February 2017 P802.3bs SMF ad hoc Jonathan King, Finisar 1 Preamble TDECQ calculates the db ratio of how
More informationDelft University of Technology Faculty of Electrical Engineering, Mathematics and Computer Science
Delft University of Technology Faculty of Electrical Engineering, Mathematics and Computer Science Analysis and Design of Decision Feedback Equalizers for bitrates of 10Gbps and Beyond in Submicron CMOS
More information10 GIGABIT ETHERNET CONSORTIUM
10 GIGABIT ETHERNET CONSORTIUM Clause 54 10GBASE-CX4 PMD Test Suite Version 1.0 Technical Document Last Updated: 18 November 2003 10:13 AM 10Gigabit Ethernet Consortium 121 Technology Drive, Suite 2 Durham,
More informationTo learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence.
1 ECEN 689 High-Speed Links Circuits and Systems Lab2- Channel Models Objective To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence. Introduction S-parameters
More informationHigh-Speed Interconnect Technology for Servers
High-Speed Interconnect Technology for Servers Hiroyuki Adachi Jun Yamada Yasushi Mizutani We are developing high-speed interconnect technology for servers to meet customers needs for transmitting huge
More informationSAS-2 6Gbps PHY Specification
SAS-2 6 PHY Specification T10/07-063r5 Date: April 25, 2007 To: T10 Technical Committee From: Alvin Cox (alvin.cox@seagate.com) Subject: SAS-2 6 PHY Electrical Specification Abstract: The attached information
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 16: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project descriptions are posted on the website Preliminary
More informationNotes on OR Data Math Function
A Notes on OR Data Math Function The ORDATA math function can accept as input either unequalized or already equalized data, and produce: RF (input): just a copy of the input waveform. Equalized: If the
More informationEfficient End-to-end Simulations
Efficient End-to-end Simulations of 25G Optical Links Sanjeev Gupta, Avago Technologies Fangyi Rao, Agilent Technologies Jing-tao Liu, Agilent Technologies Amolak Badesha, Avago Technologies DesignCon
More informationExperiment 2 Effects of Filtering
Experiment 2 Effects of Filtering INTRODUCTION This experiment demonstrates the relationship between the time and frequency domains. A basic rule of thumb is that the wider the bandwidth allowed for the
More informationVirtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide
Virtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide for SiSoft Quantum Channel Designer Notice of Disclaimer The information disclosed to you hereunder (the Materials
More informationIsolated Industrial Current Loop Using the IL300 Linear
VISHAY SEMICONDUCTORS www.vishay.com Optocouplers and Solid-State Relays Application Note Isolated Industrial Current Loop Using the IL Linear INTRODUCTION Programmable logic controllers (PLC) were once
More informationDoes skew really degrade SERDES performance?
DesignCon 2015 Does skew really degrade SERDES performance? Shirin Farrahi, Oracle Corp. Vijay Kunda, Oracle Corp. Ying Li, Oracle Corp. Xun Zhang, Oracle Corp. Gustavo Blando, Oracle Corp. Istvan Novak,
More information