To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence."

Transcription

1 1 ECEN 720 High-Speed Links: Circuits and Systems Lab2- Channel Models Objective To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence. Introduction Scattering parameters (S-parameters) are widely used in industry for characterizing the transmission lines, vias, chip sockets, and connectors. A transmission line can be represented by an S-parameter model which can be used during the circuit design and frequency domain simulation. Channel impulse responses can be generated from the S-parameter by performing inverse Fourier transform. Convolving the channel impulse response with input data, channel output can be produced along with the eye diagram. In this lab, channel S-parameter model, Inter-Symbol Interference (ISI), peak distortion analysis, modulation scheme and termination circuit design are going to be studied. The plotting of channel output eye diagram and S- parameter will be performed through MATLAB and Cadence. S parameter ABCD parameters can represent a two-port network as shown in Figure 1, which describe the network in terms of input and output voltage and current. They are suitable for calculating cascaded circuits. Since the ABCD parameters are evaluated with short and open circuits, they are not measured directly; instead they are calculated from the measured S-parameters which can be measured directly by a network analyzer without causing short and open circuit. The conversion between ABCD parameters and S-parameters is shown in Figure 2. Figure 1 ABCD Parameters

2 2 Channel Impulse Response Figure 2 Two-Port S and ABCD Parameters Conversion A linear, time-invariant (LTI) system as shown in Figure 3 can be completely characterized by its impulse response. Thus, for any input, the output function can be calculated in terms of the input and the impulse response. Figure 3 LTI System The output function in time and frequency domain can be expressed as the following: (1) (2) The impulse response of a system can be generated from its S-parameters by using inverse Fourier transform. (3) In this lab, channel S-parameters are provided. The impulse response of the channel is calculated through MATLAB. It represents the channel response characteristic. If the input data is given

3 3 and the channel impulse response is obtained from S-parameters, the transient channel output can be calculated through convolving input data with impulse response. It is shown in Figure 4. Eye Diagram Figure 4 Channel Transient Response An eye diagram is made of overlaying a signal over many of its unit intervals (UI) as shown in Figure 5. It visually indicates a signal s voltage and timing uncertainty due to various circuit non-idealities (power/ground noise, crosstalk, channel loss, phase noise, etc.). It can be generated using simulation tools or be measured using an oscilloscope. The eye opening in the center of the diagram indicates the voltage and timing margin associated with the signal. The amount of the margin can be used to calculate the receiver s sensitivity requirement. The timing margin is often used to estimate a digital system timing budget or the receiver s aperture time. Figure 5 Eye Diagram

4 4 Inter-Symbol Interference Inter-symbol interference (ISI) is a form of a signal distortion which is caused by reflections, channel resonances and channel loss (dispersion). It is the interference between symbols where the current bit (symbol) could distort its subsequent and previous bits (symbol). An ideal 5Gb/s input pulse is passed through a channel as shown in Figure 6 (blue). Due to the channel characteristic, the pulse is dispersed as shown in Figure 6 (red). The dispersion spreads the pulse energy and distorts other bits, which reduces eye opening. Peak Distortion Analysis Figure 6 Inter-Symbol Interference Peak distortion analysis (PDA) is used to estimate the worst-case eye diagram from pulse response. The worst-case 1 is the summation of a 1 pulse (t=0) with all negative (negative pre and post cursor ISI) non k=0 pulse responses (t 0, can be 1 or 0 ). It is shown as the following. The worst-case 0 is the summation of a 0 pulse (t=0) with all positive (positive pre and post cursor ISI) non k=0 pulse responses (t 0, can be 1 or 0 ). It is shown as the following. (4) The worst case eye height can be expressed as (5)

5 5 2 (6) Example: Give the pulse response as shown in Figure 7, obtain the worst case eye height and worst case bit pattern using the peak distortion analysis. Figure 7 Channel Pulse Response Table 1 Peak Distortion Analysis and Worst-Case Bit Pattern UI volt UI volt Worst Case Worst Case

6 (7) (8) (9) The worst case eye height can be calculated as (10) Modulation Schemes Most channel responses have a low-pass profile. Such a channel attenuates and distorts high frequency components of the input signal. Modulation schemes can be used to reduce signal bandwidth and overcome some of the channel loss problems. NRZ 1, PAM-4 2 and Duobinary modulation schemes are shown in Figure 8. 1 NRZ stands for Non-Return to Zero. NRZ is also sometimes referred as PAM-2 or 2-PAM in the literature. 2 PAM stands for Pulse Amplitude Modulation. PAM-4 is also sometimes referred as 4-PAM in the literature.

7 7 Figure 8 Channel Modulation Schemes NRZ is the simplest and most common used modulation format. For 1Gb/s data rate, the majority of signal power is within 1GHz. PAM-4 transmits 2 bits/symbol, which runs ½ NRZ speed. Its signal power concentrates at half of the NRZ bandwidth. Due to its lower frequency characteristic, it is affected less by the channel s high frequency loss. Less channel equalization is needed but with reduction of eye height. When the channel insertion loss at NRZ frequency is greater than -9.54dB ( 1/3) than the channel insertion loss at PAM-4 frequency, PAM-4 scheme could be considered. Duobinary is another modulation scheme which also runs at half of the NRZ speed. It takes advantage of the inherent channel roll-off and results in simpler circuit structure. Duobinary data can be generated by sending NRZ data through a delay and add filer (Low Pass Filter) which is also shown in Figure 9. 1 (11)

8 8 Termination Circuits Figure 9 Duobinary Signaling In high speed link design, it is preferred to use on-chip termination. Off-chip termination may introduce unwanted reflection due to the package parasitics. One way to implement termination resistor is to use transistors. Triode transistor can be used as a termination resistor. Its linear range of operation can be extended by adding a diode connected FET. In differential signaling, pass-gate terminator can be used. This structure provides accurate termination resistance at the extremes of common-mode voltage near power rails. These termination schemes are shown in Figure 10. Figure 10 Active Termination Schemes [Dally]

9 9 Pre-Lab 1. Plot S11 and S21 for the circuit shown in Figure 11 using Cadence (RT=50Ω). a. Td=0ps (no t-line), C1=0pF, L1=0nH, C2=1pF b. Td=0ps (no t-line), C1=3pF, L1=2nH, C2=1pF c. Td=300ps, C1=3pF, L1=2nH, C2=1pF Comment on the results. R S Z o =50 L V in Port1 C C Port R T Figure 11 S-parameters Simulation Circuit 2. Briefly compare the difference between AC and DC coupled termination schemes.

10 10 Lab Questions 1. Channel Transient Simulation. The objective of this problem is to use measured channel S-parameters data to produce an impulse response and perform a transient simulation in MATLAB involving sending random NRZ data across this channel. a. Download the S-parameters file for a 12 Backplane channel, peters_01_0605_b12_thru.s4p b. Use the MATLAB file read_sparam.m to produce an impulse response. Note this code requires the function xfr_fn_to_imp.m. c. Use the produced impulse response to perform transient simulations. Plot eye diagrams with 10k random bits at 3, 6, and 8Gbps. Example code for this is the file channel_data.m. d. Using peak distortion analysis generate the worst case bit pattern and plot the worst case eye at 6 and 8Gbps. In generating the worst case bit pattern, truncate the pulse response such that there are 10 pre-cursor samples and 100 post-cursor samples. 2. Use measured channel S-parameters data to produce a pulse response and perform a transient simulation in Cadence. Use a 12 Backplane channel, peters_01_0605_b12_thru.s4p and transfer the file to ECEN720 directory where you run Cadences. Perform a pulse response simulation using an ideal 1V pulse (differential) with 1ps rise/fall time and 125ps pulse width (for 8Gbps). The channel needs to be terminated at both input and output. The pulse response can be obtained by measuring Vout. The circuit setup is shown in Figure 12. Refer to the Appendix on how to use channel model in Cadence. a. Show your schematic and simulation results. Figure 12 Circuit Setup for Impulse Response b. Perform transient simulation using a PRBS input pattern at 3Gbps, 6Gbps, and 8Gbps. Refer to the Appendix for PRBS generation in Cadence.

11 11 c. Plot eye diagrams at these data rates using Cadence s calculator. Refer to the Appendix on how to plot an eye diagram. 3. Peak Distortion Analysis. For the 1-bit pulse response shown in Figure 13, find the worst-case input bit pattern, assuming the ISI is ZERO for samples outside the plot range. Also, find the worst-case eye height. Figure 13 Pulse Response for Peak Distortion Analysis 4. Modulation Schemes. NRZ is the most commonly used modulation format. PAM-4 transmits 2 bits/symbol at half the speed. Duobinary allows for controlled ISI resulting in less channel equalization. a. Explain the difference between the NRZ and PAM4 schemes. b. Assuming the channel loss at 2.5GHz is 7dB and at 5GHz is 14dB, which modulation scheme (NRZ or PAM-4) would have better voltage margin? c. Solve the code based on the duobinary waveform shown in Figure 15.

12 12 Figure 14 NRZ and PAM-4 Modulation Schemes Figure 15 Duobinary Coding [D. R. Smith] 5. Termination Circuit. a. Briefly list the pros and cons of these termination schemes: (a) Off-chip vs. onchip, (b) series vs. parallel, and (c) DC vs. AC coupling. b. Design three 50Ω active terminations and characterize the resistance of these three active termination schemes as shown in Figure 10. For configurations in Figures 10(a) and (b) use once only PMOS and then only NMOS transistors. Sweep the input voltage from GND to VDD and show the resistance curves vs. input voltage. If 90nm CMOS process is used, the nominal supply voltage is 1.2V (use the nominal VDD for any other CMOS process you use as well).

13 13 Appendix How to use channel model in Cadence Channel symbol (n4port) can be found in analoglib. The S-parameter file should be specified including its directory path in S-parameter data file as shown in Figure 16. Figure 16 n4port Properties in Cadence The n4port can be used as shown in Figure 17. Please note that 4 of the 8 ports are return paths. Figure 17 Impulse Response Setup Using n4port Block

14 14 How to use PRBS generator in Cadence PRBS generator can be found in ahdllib. It is called rand_bit_stream. Please specify a PRBS generator as shown in Figure 18. Figure 18 PRBS Generator Properties in Cadence Figure 19 Sample Test Setup for PRBS Generator

15 15 How to plot Eye Diagram in Cadence calculator Figure 20 How to Plot Eye Diagram in Cadence Using Calculator References [1] Digital Systems Engineering, W. Dally and J. Poulton, Cambridge University Press, [2] Digital Transmission Systems, D.R. Smith, Boston Kluwer Academic Publishers, 1985.

ECEN 720 High-Speed Links Circuits and Systems

ECEN 720 High-Speed Links Circuits and Systems 1 ECEN 720 High-Speed Links Circuits and Systems Lab4 Receiver Circuits Objective To learn fundamentals of receiver circuits. Introduction Receivers are used to recover the data stream transmitted by transmitters.

More information

Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission

Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission Miao Li Department of Electronics Carleton University Ottawa, ON. K1S5B6, Canada Tel: 613 525754 Email:mili@doe.carleton.ca

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 9: Noise Sources Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 5 Report and Prelab 6 due Apr. 3 Stateye

More information

DIGITAL VLSI LAB ASSIGNMENT 1

DIGITAL VLSI LAB ASSIGNMENT 1 DIGITAL VLSI LAB ASSIGNMENT 1 Problem 1: NMOS and PMOS plots using Cadence. In this exercise, you are required to generate both NMOS and PMOS I-V device characteristics (I/P and O/P) using Cadence (Use

More information

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax SHF Communication Technologies AG -- Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Datasheet SHF 12125 B Compact

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN620: Network Theory Broadband Circuit Design Fall 2014 ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 19: High-Speed Transmitters Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 3 is on Friday Dec 5 Focus

More information

CMOS Inverter & Ring Oscillator

CMOS Inverter & Ring Oscillator CMOS Inverter & Ring Oscillator Theory: In this Lab we will implement a CMOS inverter and then use it as a building block for a Ring Oscillator. MOSfets (Metal Oxide Semiconductor Field Effect Transistors)

More information

Experiment 5 Single-Stage MOS Amplifiers

Experiment 5 Single-Stage MOS Amplifiers Experiment 5 Single-Stage MOS Amplifiers B. Cagdaser, H. Chong, R. Lu, and R. T. Howe UC Berkeley EE 105 Fall 2005 1 Objective This is the first lab dealing with the use of transistors in amplifiers. We

More information

Relationship Between Signal Integrity and EMC

Relationship Between Signal Integrity and EMC Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?

More information

Texas A&M University Electrical Engineering Department ECEN 665. Laboratory #3: Analysis and Simulation of a CMOS LNA

Texas A&M University Electrical Engineering Department ECEN 665. Laboratory #3: Analysis and Simulation of a CMOS LNA Texas A&M University Electrical Engineering Department ECEN 665 Laboratory #3: Analysis and Simulation of a CMOS LNA Objectives: To learn the use of s-parameter and periodic steady state (pss) simulation

More information

Engineering the Power Delivery Network

Engineering the Power Delivery Network C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path

More information

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic

More information

An Example Design using the Analog Photonics Component Library. 3/21/2017 Benjamin Moss

An Example Design using the Analog Photonics Component Library. 3/21/2017 Benjamin Moss An Example Design using the Analog Photonics Component Library 3/21/2017 Benjamin Moss Component Library Elements Passive Library Elements: Component Current specs 1 Edge Couplers (Si)

More information

Testing High-Speed Digital Interfaces with Automated Test Equipment

Testing High-Speed Digital Interfaces with Automated Test Equipment Testing High-Speed Digital Interfaces with Automated Test Equipment Jose Moreira and Hubert Werkmann Verigy jose.moreira@verigy.com hubert.werkmann@verigy.com Abstract For high-speed digital applications

More information

Agilent Time Domain Analysis Using a Network Analyzer

Agilent Time Domain Analysis Using a Network Analyzer Agilent Time Domain Analysis Using a Network Analyzer Application Note 1287-12 0.0 0.045 0.6 0.035 Cable S(1,1) 0.4 0.2 Cable S(1,1) 0.025 0.015 0.005 0.0 1.0 1.5 2.0 2.5 3.0 3.5 4.0 Frequency (GHz) 0.005

More information

ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier

ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier Objective Design, simulate and test a two-stage operational amplifier Introduction Operational amplifiers (opamp) are essential components of

More information

Curve Tracer Laboratory Assistant Using the Analog Discovery Module as A Curve Tracer

Curve Tracer Laboratory Assistant Using the Analog Discovery Module as A Curve Tracer Curve Tracer Laboratory Assistant Using the Analog Discovery Module as A Curve Tracer The objective of this lab is to become familiar with methods to measure the dc current-voltage (IV) behavior of diodes

More information

Filters And Waveform Shaping

Filters And Waveform Shaping Physics 3330 Experiment #3 Fall 2001 Purpose Filters And Waveform Shaping The aim of this experiment is to study the frequency filtering properties of passive (R, C, and L) circuits for sine waves, and

More information

Figure 1. Main window (Common Interface Window), CIW opens and from the pull down menus you can start your design. Figure 2.

Figure 1. Main window (Common Interface Window), CIW opens and from the pull down menus you can start your design. Figure 2. Running Cadence Once the Cadence environment has been setup you can start working with Cadence. You can run cadence from your directory by typing Figure 1. Main window (Common Interface Window), CIW opens

More information

Common-Source Amplifiers

Common-Source Amplifiers Lab 2: Common-Source Amplifiers Introduction The common-source stage is the most basic amplifier stage encountered in CMOS analog circuits. Because of its very high input impedance, moderate-to-high gain,

More information

Equalize 10Gbase-CX4 and Copper InfiniBand Links with the MAX3983

Equalize 10Gbase-CX4 and Copper InfiniBand Links with the MAX3983 Design Note: HFDN-27.0 Rev.1; 04/08 Equalize 10Gbase-CX4 and Copper InfiniBand Links with the MAX3983 AAILABLE Equalize 10Gbase-CX4 and Copper InfiniBand Links with the MAX3983 1 Introduction This discussion

More information

DDR4 memory interface: Solving PCB design challenges

DDR4 memory interface: Solving PCB design challenges DDR4 memory interface: Solving PCB design challenges Chang Fei Yee - July 23, 2014 Introduction DDR SDRAM technology has reached its 4th generation. The DDR4 SDRAM interface achieves a maximum data rate

More information

10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs

10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs 10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs IEEE P802.3cg 10 Mb/s Single Twisted Pair Ethernet Task Force 1/15/2018 1 Content Time Domain Specification Time Domain

More information

High Performance Signaling. Jan Rabaey

High Performance Signaling. Jan Rabaey High Performance Signaling Jan Rabaey Sources: Introduction to Digital Systems Engineering, Bill Dally, Cambridge Press, 1998. Circuits, Interconnections and Packaging for VLSI, H. Bakoglu, Addison-Wesley,

More information

Lecture 10 Performance of Communication System: Bit Error Rate (BER) EE4900/EE6720 Digital Communications

Lecture 10 Performance of Communication System: Bit Error Rate (BER) EE4900/EE6720 Digital Communications EE4900/EE6720: Digital Communications 1 Lecture 10 Performance of Communication System: Bit Error Rate (BER) Block Diagrams of Communication System Digital Communication System 2 Informatio n (sound, video,

More information

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Application Note Jitter Injection

More information

Low-power 2.5 Gbps VCSEL driver in 0.5 µm CMOS technology

Low-power 2.5 Gbps VCSEL driver in 0.5 µm CMOS technology Low-power 2.5 Gbps VCSEL driver in 0.5 µm CMOS technology Bindu Madhavan and A. F. J. Levi Department of Electrical Engineering University of Southern California Los Angeles, California 90089-1111 Indexing

More information

UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency

UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency Jamie E. Reinhold December 15, 2011 Abstract The design, simulation and layout of a UMAINE ECE Morse code Read Only Memory and transmitter

More information

SINGLE-ENDED 16x8 GBPS DATA BUS IN 90NM CMOS

SINGLE-ENDED 16x8 GBPS DATA BUS IN 90NM CMOS SINGLE-ENDED 16x8 GBPS DATA BUS IN 90NM CMOS By SAURABH MANDHANYA A thesis submitted in partial fulfillment of the requirements for the degree of MASTER OF SCIENCE IN ELECTRICAL ENGINEERING WASHINGTON

More information

Department of Electrical & Computer Engineering Technology. EET 3086C Circuit Analysis Laboratory Experiments. Masood Ejaz

Department of Electrical & Computer Engineering Technology. EET 3086C Circuit Analysis Laboratory Experiments. Masood Ejaz Department of Electrical & Computer Engineering Technology EET 3086C Circuit Analysis Laboratory Experiments Masood Ejaz Experiment # 1 DC Measurements of a Resistive Circuit and Proof of Thevenin Theorem

More information

Using Signaling Rate and Transfer Rate

Using Signaling Rate and Transfer Rate Application Report SLLA098A - February 2005 Using Signaling Rate and Transfer Rate Kevin Gingerich Advanced-Analog Products/High-Performance Linear ABSTRACT This document defines data signaling rate and

More information

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible A Forward-Body-Bias Tuned 450MHz Gm-C 3 rd -Order Low-Pass Filter in 28nm UTBB FD-SOI with >1dBVp IIP3 over a 0.7-to-1V Supply Joeri Lechevallier 1,2, Remko Struiksma 1, Hani Sherry 2, Andreia Cathelin

More information

ECE 683 Project Report. Winter Professor Steven Bibyk. Team Members. Saniya Bhome. Mayank Katyal. Daniel King. Gavin Lim.

ECE 683 Project Report. Winter Professor Steven Bibyk. Team Members. Saniya Bhome. Mayank Katyal. Daniel King. Gavin Lim. ECE 683 Project Report Winter 2006 Professor Steven Bibyk Team Members Saniya Bhome Mayank Katyal Daniel King Gavin Lim Abstract This report describes the use of Cadence software to simulate logic circuits

More information

PDS Impact for DDR Low Cost Design

PDS Impact for DDR Low Cost Design PDS Impact for DDR3-1600 Low Cost Design Jack W.C. Lin Sr. AE Manager jackl@cadence.com Aug. g 13 2013 Cadence, OrCAD, Allegro, Sigrity and the Cadence logo are trademarks of Cadence Design Systems, Inc.

More information

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation Rail-To-Rail Op-Amp Design with Negative Miller Capacitance Compensation Muhaned Zaidi, Ian Grout, Abu Khari bin A ain Abstract In this paper, a two-stage op-amp design is considered using both Miller

More information

A 10Gb/s 10mm On-Chip Serial Link in 65nm CMOS Featuring a Half-Rate Time-Based Decision Feedback Equalizer

A 10Gb/s 10mm On-Chip Serial Link in 65nm CMOS Featuring a Half-Rate Time-Based Decision Feedback Equalizer A 10Gb/s 10mm On-Chip Serial Link in 65nm CMOS Featuring a Half-Rate Time-Based Decision Feedback Equalizer Po-Wei Chiu, Somnath Kundu, Qianying Tang, and Chris H. Kim University of Minnesota, Minneapolis,

More information

Handout 11: Digital Baseband Transmission

Handout 11: Digital Baseband Transmission ENGG 23-B: Principles of Communication Systems 27 8 First Term Handout : Digital Baseband Transmission Instructor: Wing-Kin Ma November 7, 27 Suggested Reading: Chapter 8 of Simon Haykin and Michael Moher,

More information

Design of a High Dynamic Range CMOS Variable Gain Amplifier for Wireless Sensor Networks

Design of a High Dynamic Range CMOS Variable Gain Amplifier for Wireless Sensor Networks University of Arkansas, Fayetteville ScholarWorks@UARK Theses and Dissertations 5-2012 Design of a High Dynamic Range CMOS Variable Gain Amplifier for Wireless Sensor Networks Yue Yu University of Arkansas,

More information

DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER

DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER Mayank Gupta mayank@ee.ucla.edu N. V. Girish envy@ee.ucla.edu Design I. Design II. University of California, Los Angeles EE215A Term Project

More information

Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching

Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching RESEARCH ARTICLE OPEN ACCESS Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching Annu Saini, Prity Yadav (M.Tech. Student, Department

More information

T10/08-248r0 Considerations for Testing Jitter Tolerance Using the Inverse JTF Mask. Guillaume Fortin PMC-Sierra

T10/08-248r0 Considerations for Testing Jitter Tolerance Using the Inverse JTF Mask. Guillaume Fortin PMC-Sierra T10/08-248r0 Considerations for Testing Jitter Tolerance Using the Inverse JTF Mask Guillaume Fortin PMC-Sierra 1 Overview! Link to Previous Material! Guiding Principles! JT Mask Based on Inverse JTF!

More information

Integrators, differentiators, and simple filters

Integrators, differentiators, and simple filters BEE 233 Laboratory-4 Integrators, differentiators, and simple filters 1. Objectives Analyze and measure characteristics of circuits built with opamps. Design and test circuits with opamps. Plot gain vs.

More information

On Pulse Position Modulation and Its Application to PLLs for Spur Reduction Chembiyan Thambidurai and Nagendra Krishnapura

On Pulse Position Modulation and Its Application to PLLs for Spur Reduction Chembiyan Thambidurai and Nagendra Krishnapura IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 58, NO. 7, JULY 2011 1483 On Pulse Position Modulation and Its Application to PLLs for Spur Reduction Chembiyan Thambidurai and Nagendra

More information

Application Note AN-13 Copyright October, 2002

Application Note AN-13 Copyright October, 2002 Driving and Biasing Components Steve Pepper Senior Design Engineer James R. Andrews, Ph.D. Founder, IEEE Fellow INTRODUCTION Picosecond Pulse abs () offers a family of s that can generate electronic signals

More information

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016 ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016 Lecture 10: Electroabsorption Modulator Transmitters Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements

More information

Op-Amp Simulation Part II

Op-Amp Simulation Part II Op-Amp Simulation Part II EE/CS 5720/6720 This assignment continues the simulation and characterization of a simple operational amplifier. Turn in a copy of this assignment with answers in the appropriate

More information

ECE 6416 Low-Noise Electronics Orientation Experiment

ECE 6416 Low-Noise Electronics Orientation Experiment ECE 6416 Low-Noise Electronics Orientation Experiment Object The object of this experiment is to become familiar with the instruments used in the low noise laboratory. Parts The following parts are required

More information

Improved 100GBASE-SR4 transmitter testing

Improved 100GBASE-SR4 transmitter testing Improved 100GBASE-SR4 transmitter testing Piers Dawe IEEE P802.3bm, May 2014, Norfolk, VA Supporters Paul Kolesar Mike Dudek Ken Jackson Commscope QLogic Sumitomo 2 Introduction The way of defining transmitter

More information

EE273 Lecture 6 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise. Today s Assignment

EE273 Lecture 6 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise. Today s Assignment EE273 Lecture 6 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise October 12, 1998 William J. Dally Computer Systems Laboratory Stanford University billd@csl.stanford.edu 1 Today s Assignment

More information

VCO Design Using SpectreRF. SpectreRF Workshop. VCO Design Using SpectreRF MMSIM6.0USR2. November

VCO Design Using SpectreRF. SpectreRF Workshop. VCO Design Using SpectreRF MMSIM6.0USR2. November SpectreRF Workshop VCO Design Using SpectreRF MMSIM6.0USR2 November 2005 November 2005 1 Contents Voltage Controlled Oscillator Design Measurements... 3 Purpose... 3 Audience... 3 Overview... 3 Introduction

More information

Experiment No. 9 DESIGN AND CHARACTERISTICS OF COMMON BASE AND COMMON COLLECTOR AMPLIFIERS

Experiment No. 9 DESIGN AND CHARACTERISTICS OF COMMON BASE AND COMMON COLLECTOR AMPLIFIERS Experiment No. 9 DESIGN AND CHARACTERISTICS OF COMMON BASE AND COMMON COLLECTOR AMPLIFIERS 1. Objective: The objective of this experiment is to explore the basic applications of the bipolar junction transistor

More information

Logic Analyzer Probing Techniques for High-Speed Digital Systems

Logic Analyzer Probing Techniques for High-Speed Digital Systems DesignCon 2003 High-Performance System Design Conference Logic Analyzer Probing Techniques for High-Speed Digital Systems Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out

More information

ECE 497 JS Lecture - 22 Timing & Signaling

ECE 497 JS Lecture - 22 Timing & Signaling ECE 497 JS Lecture - 22 Timing & Signaling Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements - Signaling Techniques (4/27) - Signaling

More information

Differential Signal and Common Mode Signal in Time Domain

Differential Signal and Common Mode Signal in Time Domain Differential Signal and Common Mode Signal in Time Domain Most of multi-gbps IO technologies use differential signaling, and their typical signal path impedance is ohm differential. Two 5ohm cables, however,

More information

Partial Response Signaling for Backplane Applications

Partial Response Signaling for Backplane Applications Partial Response Signaling for Backplane Applications IEEE 82.3ap Task Force September 24 Michael Altmann Fulvio Spagna IEEE 82.3ap Task Force - 24-Sep-4 Agenda Introduction Line coding alternatives for

More information

Vector Network Analyzer

Vector Network Analyzer Vector Network Analyzer VNA Basics VNA Roadshow Budapest 17/05/2016 Content Why Users Need VNAs VNA Terminology System Architecture Key Components Basic Measurements Calibration Methods Accuracy and Uncertainty

More information

Course Overview. EELE 461/561 Digital System Design. Module #1 Digital Signaling. Course Overview. Course Overview. Course Content.

Course Overview. EELE 461/561 Digital System Design. Module #1 Digital Signaling. Course Overview. Course Overview. Course Content. Topics EELE 46/56 Digital System Design. Course Overview. Definitions 3. Textbook Reading Assignments...7,.,.0 Module # Digital What you should be able to do after this module. Describe what signal integrity

More information

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005 T10/05-428r0 SAS-2 channels analyses and suggestion for physical link requirements To: T10 Technical Committee From: Yuriy M. Greshishchev, PMC-Sierra Inc. (yuriy_greshishchev@pmc-sierra.com) Date: 06

More information

Design of a Folded Cascode Operational Amplifier in a 1.2 Micron Silicon-Carbide CMOS Process

Design of a Folded Cascode Operational Amplifier in a 1.2 Micron Silicon-Carbide CMOS Process University of Arkansas, Fayetteville ScholarWorks@UARK Electrical Engineering Undergraduate Honors Theses Electrical Engineering 5-2017 Design of a Folded Cascode Operational Amplifier in a 1.2 Micron

More information

Lab 6: Building a Function Generator

Lab 6: Building a Function Generator ECE 212 Spring 2010 Circuit Analysis II Names: Lab 6: Building a Function Generator Objectives In this lab exercise you will build a function generator capable of generating square, triangle, and sine

More information

Quad SPST JFET Analog Switch SW06

Quad SPST JFET Analog Switch SW06 a FEATURES Two Normally Open and Two Normally Closed SPST Switches with Disable Switches Can Be Easily Configured as a Dual SPDT or a DPDT Highly Resistant to Static Discharge Destruction Higher Resistance

More information

ECE2274 Pre-Lab for MOSFET logic LTspice NAND Gate, NOR Gate, and CMOS Inverter

ECE2274 Pre-Lab for MOSFET logic LTspice NAND Gate, NOR Gate, and CMOS Inverter ECE2274 Pre-Lab for MOFET logic LTspice NAN ate, NOR ate, and CMO Inverter 1. NMO NAN ate Use Vdd = 9.. For the NMO NAN gate shown below gate, using the 2N7000 MOFET LTspice model such that Vto = 2.0.

More information

Getting Started. MSO/DPO Series Oscilloscopes. Basic Concepts

Getting Started. MSO/DPO Series Oscilloscopes. Basic Concepts Getting Started MSO/DPO Series Oscilloscopes Basic Concepts 001-1523-00 Getting Started 1.1 Getting Started What is an oscilloscope? An oscilloscope is a device that draws a graph of an electrical signal.

More information

EE 3305 Lab I Revised July 18, 2003

EE 3305 Lab I Revised July 18, 2003 Operational Amplifiers Operational amplifiers are high-gain amplifiers with a similar general description typified by the most famous example, the LM741. The LM741 is used for many amplifier varieties

More information

1.2Vdc 1N4002. Anode V+

1.2Vdc 1N4002. Anode V+ ECE 2274 Pre-Lab for MOSFET Night Light and Voltmeter 1. Night Light The purpose of this part of experiment is to use the switching characteristics of the MOSFET to design a Night Light using a LED, MOSFET,

More information

E4332: VLSI Design Laboratory. Columbia University Spring 2005: Lectures

E4332: VLSI Design Laboratory. Columbia University Spring 2005: Lectures E4332: VLSI Design Laboratory Nagendra Krishnapura Columbia University Spring 2005: Lectures nkrishna@vitesse.com 1 AM radio receiver AM radio signals: Audio signals on a carrier Intercept the signal Amplify

More information

CHAPTER 4 RESULTS. 4.1 Introduction

CHAPTER 4 RESULTS. 4.1 Introduction CHAPTER 4 RESULTS 4.1 Introduction In this chapter focus are given more on WDM system. The results which are obtained mainly from the simulation work are presented. In simulation analysis, the study will

More information

Experiment 8 Frequency Response

Experiment 8 Frequency Response Experiment 8 Frequency Response W.T. Yeung, R.A. Cortina, and R.T. Howe UC Berkeley EE 105 Spring 2005 1.0 Objective This lab will introduce the student to frequency response of circuits. The student will

More information

University Tunku Abdul Rahman LABORATORY REPORT 1

University Tunku Abdul Rahman LABORATORY REPORT 1 University Tunku Abdul Rahman FACULTY OF ENGINEERING AND GREEN TECHNOLOGY UGEA2523 COMMUNICATION SYSTEMS LABORATORY REPORT 1 Signal Transmission & Distortion Student Name Student ID 1. Low Hui Tyen 14AGB06230

More information

ECEN Network Analysis Section 3. Laboratory Manual

ECEN Network Analysis Section 3. Laboratory Manual ECEN 3714----Network Analysis Section 3 Laboratory Manual LAB 07: Active Low Pass Filter Oklahoma State University School of Electrical and Computer Engineering. Section 3 Laboratory manual - 1 - Spring

More information

Basic Concepts in Data Transmission

Basic Concepts in Data Transmission Basic Concepts in Data Transmission EE450: Introduction to Computer Networks Professor A. Zahid A.Zahid-EE450 1 Data and Signals Data is an entity that convey information Analog Continuous values within

More information

E85: Digital Design and Computer Architecture

E85: Digital Design and Computer Architecture E85: Digital Design and Computer Architecture Lab 1: Electrical Characteristics of Logic Gates Objective The purpose of this lab is to become comfortable with logic gates as physical objects, to interpret

More information

A Serial Link Transceiver Based on 8 GSa/s A/D and D/A Converters

A Serial Link Transceiver Based on 8 GSa/s A/D and D/A Converters A Serial Link Transceiver Based on 8 GSa/s A/D and D/A Converters in 0.25µm m CMOS William Ellersick 1,3, Chih-Kong Ken Yang 2 Vladimir Stojanovic 1, Siamak Modjtahedi 2, Mark A. Horowitz 1 1 Stanford

More information

Date: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications

Date: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications SAS 1.1 PHY jitter MJSQ modifications T10/04-332r0 Date: October 4, 2004 To: T10 Technical Committee From: Bill Ham (bill.ham@hp,com) Subject: SAS 1.1 PHY jitter MJSQ modifications The following proposed

More information

Investigate the characteristics of PIN Photodiodes and understand the usage of the Lightwave Analyzer component.

Investigate the characteristics of PIN Photodiodes and understand the usage of the Lightwave Analyzer component. PIN Photodiode 1 OBJECTIVE Investigate the characteristics of PIN Photodiodes and understand the usage of the Lightwave Analyzer component. 2 PRE-LAB In a similar way photons can be generated in a semiconductor,

More information

Direct-Conversion I-Q Modulator Simulation by Andy Howard, Applications Engineer Agilent EEsof EDA

Direct-Conversion I-Q Modulator Simulation by Andy Howard, Applications Engineer Agilent EEsof EDA Direct-Conversion I-Q Modulator Simulation by Andy Howard, Applications Engineer Agilent EEsof EDA Introduction This article covers an Agilent EEsof ADS example that shows the simulation of a directconversion,

More information

Agilent 83440B/C/D High-Speed Lightwave Converters

Agilent 83440B/C/D High-Speed Lightwave Converters Agilent 8344B/C/D High-Speed Lightwave Converters DC-6/2/3 GHz, to 6 nm Technical Specifications Fast optical detector for characterizing lightwave signals Fast 5, 22, or 73 ps full-width half-max (FWHM)

More information

Quadrature Amplitude Modulation (QAM) Experiments Using the National Instruments PXI-based Vector Signal Analyzer *

Quadrature Amplitude Modulation (QAM) Experiments Using the National Instruments PXI-based Vector Signal Analyzer * OpenStax-CNX module: m14500 1 Quadrature Amplitude Modulation (QAM) Experiments Using the National Instruments PXI-based Vector Signal Analyzer * Robert Kubichek This work is produced by OpenStax-CNX and

More information

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs Presenter: Brian Shumaker DVT Solutions, LLC, 650-793-7083 b.shumaker@comcast.net

More information

5. CMOS Gates: DC and Transient Behavior

5. CMOS Gates: DC and Transient Behavior 5. CMOS Gates: DC and Transient Behavior Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 September 18, 2017 ECE Department, University

More information

University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1. A High Speed Operational Amplifier

University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1. A High Speed Operational Amplifier University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1 A High Speed Operational Amplifier A. Halim El-Saadi, Mohammed El-Tanani, University of Michigan Abstract This paper

More information

WIRELESS COMMUNICATION TECHNOLOGIES (16:332:546) LECTURE 5 SMALL SCALE FADING

WIRELESS COMMUNICATION TECHNOLOGIES (16:332:546) LECTURE 5 SMALL SCALE FADING WIRELESS COMMUNICATION TECHNOLOGIES (16:332:546) LECTURE 5 SMALL SCALE FADING Instructor: Dr. Narayan Mandayam Slides: SabarishVivek Sarathy A QUICK RECAP Why is there poor signal reception in urban clutters?

More information

Window Functions And Time-Domain Plotting In HFSS And SIwave

Window Functions And Time-Domain Plotting In HFSS And SIwave Window Functions And Time-Domain Plotting In HFSS And SIwave Greg Pitner Introduction HFSS and SIwave allow for time-domain plotting of S-parameters. Often, this feature is used to calculate a step response

More information

MOS TRANSISTOR THEORY

MOS TRANSISTOR THEORY MOS TRANSISTOR THEORY Introduction A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the

More information

PDN Probes. P2100A/P2101A Data Sheet. 1-Port and 2-Port 50 ohm Passive Probes

PDN Probes. P2100A/P2101A Data Sheet. 1-Port and 2-Port 50 ohm Passive Probes P2100A/P2101A Data Sheet PDN Probes 1-Port and 2-Port 50 ohm Passive Probes power integrity PDN impedance testing ripple PCB resonances transient step load stability and NISM noise TDT/TDR clock jitter

More information

PS 12b Lab 1c IV Curves

PS 12b Lab 1c IV Curves Names: 1.) 2.) 3.) PS 12b Lab 1c IV Curves Learning Goal: Understand I- V curves for ohmic and non- ohmic devices (light bulb, resistor, Light Emitting Diode (LED), and Thermistor. Work with a Field Effect

More information

ECE3204 D2015 Lab 1. See suggested breadboard configuration on following page!

ECE3204 D2015 Lab 1. See suggested breadboard configuration on following page! ECE3204 D2015 Lab 1 The Operational Amplifier: Inverting and Non-inverting Gain Configurations Gain-Bandwidth Product Relationship Frequency Response Limitation Transfer Function Measurement DC Errors

More information

Appendix. RF Transient Simulator. Page 1

Appendix. RF Transient Simulator. Page 1 Appendix RF Transient Simulator Page 1 RF Transient/Convolution Simulation This simulator can be used to solve problems associated with circuit simulation, when the signal and waveforms involved are modulated

More information

EECS 312: Digital Integrated Circuits Lab Project 1 Introduction to Schematic Capture and Analog Circuit Simulation

EECS 312: Digital Integrated Circuits Lab Project 1 Introduction to Schematic Capture and Analog Circuit Simulation EECS 312: Digital Integrated Circuits Lab Project 1 Introduction to Schematic Capture and Analog Circuit Simulation Teacher: Robert Dick GSI: Shengshuo Lu Assigned: 5 September 2013 Due: 17 September 2013

More information

DesignCon IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems. Hongtao Zhang, Xilinx Inc.

DesignCon IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems. Hongtao Zhang, Xilinx Inc. DesignCon 2015 IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems Hongtao Zhang, Xilinx Inc. hongtao@xilinx.com Fangyi Rao, Keysight Technologies fangyi_rao@keysight.com Xiaoqing Dong, Huawei Technologies

More information

BERT bathtub, TDP and stressed eye generator

BERT bathtub, TDP and stressed eye generator BERT bathtub, TDP and stressed eye generator From discussions in optics track 17-18 Jan 02 Transcribed by Piers Dawe, Agilent Technologies Tom Lindsay, Stratos Lightwave Raleigh, NC, January 2002 Two problem

More information

Introduction to Lab Equipment and Components

Introduction to Lab Equipment and Components 331: nalog lectronics University of Toronto 2017 Lab 0: ntroduction to Lab quipment and omponents ntroduction The first part of this lab introduces you to the lab equipment and components you will use

More information

Baseline Proposal for 100G Backplane Specification Using PAM2. Mike Dudek QLogic Mike Li Altera Feb 25, 2012

Baseline Proposal for 100G Backplane Specification Using PAM2. Mike Dudek QLogic Mike Li Altera Feb 25, 2012 Baseline Proposal for 100G Backplane Specification Using PAM2 Mike Dudek QLogic Mike Li Altera Feb 25, 2012 1 2 Baseline Proposal for 100G PAM2 Backplane Specification : dudek_01_0312 Supporters Stephen

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN720: High-Speed Links Circuits and Systems Spring 207 Lecture 8: RX FIR, CTLE, DFE, & Adaptive Eq. Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 4 Report and Prelab

More information

ECE 4670 Spring 2014 Lab 1 Linear System Characteristics

ECE 4670 Spring 2014 Lab 1 Linear System Characteristics ECE 4670 Spring 2014 Lab 1 Linear System Characteristics 1 Linear System Characteristics The first part of this experiment will serve as an introduction to the use of the spectrum analyzer in making absolute

More information

Fund. of Digital Communications Ch. 3: Digital Modulation

Fund. of Digital Communications Ch. 3: Digital Modulation Fund. of Digital Communications Ch. 3: Digital Modulation Klaus Witrisal witrisal@tugraz.at Signal Processing and Speech Communication Laboratory www.spsc.tugraz.at Graz University of Technology November

More information

LNA Design Using SpectreRF. SpectreRF Workshop. LNA Design Using SpectreRF MMSIM6.0USR2. November

LNA Design Using SpectreRF. SpectreRF Workshop. LNA Design Using SpectreRF MMSIM6.0USR2. November SpectreRF Workshop LNA Design Using SpectreRF MMSIM6.0USR2 November 2005 November 2005 1 Contents Lower Noise Amplifier Design Measurements... 3 Purpose... 3 Audience... 3 Overview... 3 Introduction to

More information

ECE520 VLSI Design. Lecture 5: Basic CMOS Inverter. Payman Zarkesh-Ha

ECE520 VLSI Design. Lecture 5: Basic CMOS Inverter. Payman Zarkesh-Ha ECE520 VLSI Design Lecture 5: Basic CMOS Inverter Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture

More information

Agilent E5071C ENA Option TDR Enhanced Time Domain Analysis

Agilent E5071C ENA Option TDR Enhanced Time Domain Analysis Agilent E5071C ENA TDR Enhanced Time Domain Analysis Technical Overview Eye diagram Time domain reflectometer Vector network analyzer One box solution for high speed serial interconnect analysis Simple

More information

100 Gb/s: The High Speed Connectivity Race is On

100 Gb/s: The High Speed Connectivity Race is On 100 Gb/s: The High Speed Connectivity Race is On Cathy Liu SerDes Architect, LSI Corporation Harold Gomard SerDes Product Manager, LSI Corporation October 6, 2010 Agenda 100 Gb/s Ethernet evolution SoC

More information