ECEN720: High-Speed Links Circuits and Systems Spring 2017

Size: px
Start display at page:

Download "ECEN720: High-Speed Links Circuits and Systems Spring 2017"

Transcription

1 ECEN72: High-Speed Links Circuits and Systems Spring 217 Lecture 4: Channel Pulse Model & Modulation Schemes Sam Palermo Analog & Mixed-Signal Center Texas A&M University

2 Announcements & Agenda Lab 1 Report and Prelab 2 due Feb. 6 ISI Channel pulse model Peak distortion analysis Compare NRZ, PAM-4, and Duobinary modulation Reference material for this lecture Peak distortion analysis paper by Casper (posted on web) Notes from H. Song, Arizona State Papers posted on PAM-4 and duobinary modulation 2

3 Inter-Symbol Interference (ISI) Previous bits residual state can distort the current bit, resulting in inter-symbol interference (ISI) ISI is caused by Reflections, Channel resonances, Channel loss (dispersion) Pulse Response y 1 t c 1 t ht c 1 t ht c 1 t y 1 t 3

4 NRZ Data Modeling An NRZ data stream can be modeled as a superposition of isolated 1 s and s Data = Symbol 1 t ut kt ut k c k 1 T Symbol c t k c 1 t k [Song] where u t 1 t t 4

5 NRZ Data Modeling An NRZ data stream can be modeled as a superposition of isolated 1 s and s V i dk t c t k k [Song] 5

6 Channel Response to NRZ Data Channel response to NRZ data stream is equivalent to superposition of isolated pulse responses [Song] V o t dk t H c t H V i k dk k y t kt k 6

7 Channel Pulse Response cursor y d k t c d t ht k post-cursor ISI pre-cursor ISI y (1) (t) sampled relative to pulse peak: [ ] k =[ ] By Linearity: y () (t) =-1*y (1) (t) 7

8 Channel Data Stream Response Input Data Stream Pulse Responses Channel Response 8

9 Channel FIR Model t c 1 H 1 1 c t y t t c 1 a D is the delay from the channel input to the output pulse peak H 1 1 c t y t a -1 a 1 a 2 a3 y (1) (t) sampled relative to pulse peak: [ ] a =[ a -2 a -1 a a 1 a 2 a 3 a 4 a 5 a 6 ] 9

10 Peak Distortion Analysis Can estimate worst-case eye height and data pattern from pulse response Worst-case 1 is summation of a 1 pulse with all negative non k= pulse responses s 1 (1) dk t y t y t kt y tkt k k Worst-case is summation of a pulse with all positive non k= pulse responses s () dk t y t y t kt y tkt k k 1

11 Peak Distortion Analysis s Worst-case eye height is s 1 (t)-s (t) (1) () t s t s t y t y t 1 s dk dk y t kt y t kt y tkt y tkt k k k k () (1) Because y t y t 1 (1) 1 1 t 2 y t y t kt y t kt y tkt y tkt k k k k 1 pulse worstcase 1 edge 1 pulse worstcase edge If symmetric 1 and pulses (linearity), then only positive pulse response is needed 11

12 Peak Distortion Analysis Example 1 s k k k k y (1) t.54 1 t kt y tkt y y 1 t kt y tkt t

13 Worst-Case Bit Pattern Pulse response can be used to find the worst-case bit pattern Pulse a... a 2 a 1 a a1 a2 a3 a4 a5 a6... Flip pulse matrix about cursor a and the bits are the inverted sign of the pulse ISI - sign a sign( a ) sign( a ) sign( a ) sign( a ) sign( a ) 1 sign( a ) sign( a ) Worst-Case Bit Pattern Eye 1kbits Eye 13

14 Peak Distortion Analysis Example 2 s k k k k y (1) t t kt y tkt y y 1 t kt y tkt t

15 Modulation Schemes Binary, NRZ, PAM-2 Simplest, most common modulation format PAM-4 Transmit 2 bits/symbol Less channel equalization and circuits run ½ speed Duobinary xnxn1 w n Allows for controlled ISI, symbol at RX is current bit plus preceding bit Results in less channel equalization No Pre-Coding Case , if x[n-1]=1 1, if x[n-1]= OR, if x[n-1]=1, if x[n-1]= 15

16 Modulation Frequency Spectrum Majority of signal power in 1GHz bandwidth Majority of signal power in.5ghz bandwidth Majority of signal power in.5ghz bandwidth 16

17 Nyquist Frequency Nyquist bandwidth constraint: The theoretical minimum required system bandwidth to detect R S (symbols/s) without ISI is R S /2 (Hz) Thus, a system with bandwidth W=1/2T=R S /2 (Hz) can support a maximum transmission rate of 2W=1/T=R S (symbols/s) without ISI 1 2T RS 2 W RS W 2 (symbols/s/hz) For ideal Nyquist pulses (sinc), the required bandwidth is only R S /2 to support an R S symbol rate Modulation Bits/Symbol Nyquist Frequency NRZ 1 R s /2=1/2T b PAM-4 2 R s /2=1/4T b Duobinary is not Nyquist signaling, as it employs controlled ISI for reduced signal bandwidth 17

18 NRZ vs PAM-4 PAM-4 should be considered when Slope of channel insertion loss (S 21 ) exceeds reduction in PAM-4 eye height Insertion loss over an octave is greater than 2*log1(1/3)=-9.54dB On-chip clock speed limitations 18

19 PAM-4 Receiver 3x the comparators of NRZ RX [Stojanovic JSSC 25] 19

20 NRZ vs PAM-4 Desktop Channel Loss at 5GHz = -7.5dB Loss at 2.5GHz = -4.8dB Eyes are produced with 4-tap TX FIR equalization Loss in the octave between 2.5 and 5GHz is only 2.7dB NRZ has better voltage margin 2

21 NRZ vs PAM-4 T2 Server Channel Loss at 2.5GHz = -11.1dB Loss at 5GHz = -26.9dB Eyes are produced with 4-tap TX FIR equalization Loss in the octave between 2.5 and 5GHz is 15.8dB PAM-4 might be a better choice 21

22 Multi-Level PAM Challenges Receiver complexity increases considerably 3x input comparators (2-bit ADC) Input signal is no longer self-referenced at V differential Need to generate reference threshold levels, which will be dependent on channel loss and TX equalization CDR can display extra jitter due to multiple zero crossing times Smaller eyes are more sensitive to cross-talk due to maximum transitions Advanced equalization (DFE) can allow NRZ signaling to have comparable (or better) performance even with >9.5dB loss per octave 22

23 Duobinary Signaling xn xn 1 w n [NEC ISSCC 25 & 29] Binary (1, -1) x n TX EQ Channel RX EQ wn Duobinary (2,, -2) 23

24 Duobinary Signaling w/ Precoder [Lee JSSC 28] With precoder, middle signal at the receiver maps to a 1 and high and low signal maps to a Precoder allows for binary signal out of transmitter resulting in a power gain Channel can be leveraged to aid in duobinary pulse shaping Eliminates error propagation at receiver Similar performance to using a 1-tap loopunrolled DFE at RX [NEC ISSCC 25] 24

25 1Gb/s Modulation Comparisons [Sinsky MTT 25] Channel input = 6mV pp 2-tap TX FIR equalization Both duobinary and PAM-4 perform better With more equalization NRZ will be more competitive 25

26 Modulation Take-Away Points Loss-slope guidelines are a good place to start in consideration of alternate modulation schemes More advanced modulation trades-off receiver complexity versus equalization complexity Advanced modulation challenges Peak TX power limitations Setting RX comparator thresholds and controlling offsets CDR complexity Crosstalk sensitivity (PAM-4) Need link analysis tools that consider voltage, timing, and crosstalk noise to choose best modulation scheme for a given channel 26

27 Next Time Link Circuits Termination structures Drivers Receivers 27

To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence.

To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence. 1 ECEN 689 High-Speed Links Circuits and Systems Lab2- Channel Models Objective To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence. Introduction S-parameters

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN620: Network Theory Broadband Circuit Design Fall 2014 ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 19: High-Speed Transmitters Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 3 is on Friday Dec 5 Focus

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 9: Noise Sources Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 5 Report and Prelab 6 due Apr. 3 Stateye

More information

To learn fundamentals of high speed I/O link equalization techniques.

To learn fundamentals of high speed I/O link equalization techniques. 1 ECEN 720 High-Speed Links: Circuits and Systems Lab5 Equalization Circuits Objective To learn fundamentals of high speed I/O link equalization techniques. Introduction An ideal cable could propagate

More information

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence. 1 ECEN 720 High-Speed Links: Circuits and Systems Lab2- Channel Models Objective To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence. Introduction

More information

56+ Gb/s Serial Transmission using Duobinary Signaling

56+ Gb/s Serial Transmission using Duobinary Signaling 56+ Gb/s Serial Transmission using Duobinary Signaling Jan De Geest Senior Staff R&D Signal Integrity Engineer, FCI Timothy De Keulenaer Doctoral Researcher, Ghent University, INTEC-IMEC Introduction Motivation

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN720: High-Speed Links Circuits and Systems Spring 207 Lecture 8: RX FIR, CTLE, DFE, & Adaptive Eq. Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 4 Report and Prelab

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 0 Lecture 8: RX FIR, CTLE, & DFE Equalization Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam is

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 5: Termination, TX Driver, & Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements

More information

Ultra-high-speed Interconnect Technology for Processor Communication

Ultra-high-speed Interconnect Technology for Processor Communication Ultra-high-speed Interconnect Technology for Processor Communication Yoshiyasu Doi Samir Parikh Yuki Ogata Yoichi Koyanagi In order to improve the performance of storage systems and servers that make up

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 6: RX Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 4 Prelab due now Exam

More information

EQUALIZERS. HOW DO? BY: ANKIT JAIN

EQUALIZERS. HOW DO? BY: ANKIT JAIN EQUALIZERS. HOW DO? BY: ANKIT JAIN AGENDA DFE (Decision Feedback Equalizer) Basics FFE (Feed-Forward Equalizer) Basics CTLE (Continuous-Time Linear Equalizer) Basics More Complex Equalization UNDERSTANDING

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN620: Network Theory Broadband Circuit Design Fall 2014 ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 16: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project descriptions are posted on the website Preliminary

More information

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016 ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 016 Lecture 7: Transmitter Analysis Sam Palermo Analog & Mixed-Signal Center Texas A&M University Optical Modulation Techniques

More information

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07 06-496r3 SAS-2 Electrical Specification Proposal Kevin Witt SAS-2 Phy Working Group 1/16/07 Overview Motivation Multiple SAS-2 Test Chips Have Been Built and Tested, SAS-2 Product Designs have Started

More information

EE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9" FR4 26" FR4. 9" FR4, via stub.

EE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9 FR4 26 FR4. 9 FR4, via stub. EE29C Spring 211 Lecture 5: Equalization Techniques Elad Alon Dept. of EECS Link Channels Attenuation [db] -1-2 -3-4 -5 9" FR4, via stub 9" FR4 26" FR4-6 26" FR4, via stub 2 4 6 8 1 frequency [GHz] EE29C

More information

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces Adam Healey Avago Technologies IEEE P802.3bs 400 GbE Task Force March 2015 Introduction Channel Operating Margin (COM) is a figure of merit

More information

Lecture 3 Concepts for the Data Communications and Computer Interconnection

Lecture 3 Concepts for the Data Communications and Computer Interconnection Lecture 3 Concepts for the Data Communications and Computer Interconnection Aim: overview of existing methods and techniques Terms used: -Data entities conveying meaning (of information) -Signals data

More information

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017 ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 12: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report #2 due Apr. 20 Expand

More information

100 Gb/s: The High Speed Connectivity Race is On

100 Gb/s: The High Speed Connectivity Race is On 100 Gb/s: The High Speed Connectivity Race is On Cathy Liu SerDes Architect, LSI Corporation Harold Gomard SerDes Product Manager, LSI Corporation October 6, 2010 Agenda 100 Gb/s Ethernet evolution SoC

More information

ECEN 720 High-Speed Links Circuits and Systems

ECEN 720 High-Speed Links Circuits and Systems 1 ECEN 720 High-Speed Links Circuits and Systems Lab4 Receiver Circuits Objective To learn fundamentals of receiver circuits. Introduction Receivers are used to recover the data stream transmitted by transmitters.

More information

Electronic Dispersion Compensation of 40-Gb/s Multimode Fiber Links Using IIR Equalization

Electronic Dispersion Compensation of 40-Gb/s Multimode Fiber Links Using IIR Equalization Electronic Dispersion Compensation of 4-Gb/s Multimode Fiber Links Using IIR Equalization George Ng & Anthony Chan Carusone Dept. of Electrical & Computer Engineering University of Toronto Canada Transmitting

More information

Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission

Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission Miao Li Department of Electronics Carleton University Ottawa, ON. K1S5B6, Canada Tel: 613 525754 Email:mili@doe.carleton.ca

More information

Statistical Link Modeling

Statistical Link Modeling April 26, 2018 Wendem Beyene UIUC ECE 546 Statistical Link Modeling Review of Basic Techniques What is a High-Speed Link? 1011...001 TX Channel RX 1011...001 Clock Clock Three basic building blocks: Transmitter,

More information

EE3723 : Digital Communications

EE3723 : Digital Communications EE3723 : Digital Communications Week 11, 12: Inter Symbol Interference (ISI) Nyquist Criteria for ISI Pulse Shaping and Raised-Cosine Filter Eye Pattern Equalization (On Board) 01-Jun-15 Muhammad Ali Jinnah

More information

08-027r2 Toward SSC Modulation Specs and Link Budget

08-027r2 Toward SSC Modulation Specs and Link Budget 08-027r2 Toward SSC Modulation Specs and Link Budget (Spreading the Pain) Guillaume Fortin, Rick Hernandez & Mathieu Gagnon PMC-Sierra 1 Overview The JTF as a model of CDR performance Using the JTF to

More information

10GBASE-T T Tutorial. SolarFlare Communications IEEE Kauai, Hawaii. November 11, 2002

10GBASE-T T Tutorial. SolarFlare Communications IEEE Kauai, Hawaii. November 11, 2002 10GBASE-T T Tutorial IEEE 802.3 Kauai, Hawaii November 11, 2002 Communications Communications 10GBASE-T IEEE Tutorial, 11/11/2002 1 Agenda Introduction, Cabling & Challenges - George Zimmerman, Ph.D. CEO

More information

ECEN 720 High-Speed Links: Circuits and Systems

ECEN 720 High-Speed Links: Circuits and Systems 1 ECEN 720 High-Speed Links: Circuits and Systems Lab4 Receiver Circuits Objective To learn fundamentals of receiver circuits. Introduction Receivers are used to recover the data stream transmitted by

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2012

ECEN620: Network Theory Broadband Circuit Design Fall 2012 ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 20: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 2 is on Friday Nov. 9 One double-sided 8.5x11

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 010 Lecture 3: CDR Wrap-Up Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam is April 30 Will emphasize

More information

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits 1 ECEN 720 High-Speed Links: Circuits and Systems Lab6 Link Modeling with ADS Objective To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed

More information

EE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces. Agenda

EE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces. Agenda EE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces Lecture 6 Equalizers Borivoje Nikolic February 5, 2004. Agenda Equalization Background Implementation of Equalizers

More information

ECEN 620: Network Theory Broadband Circuit Design Fall 2012

ECEN 620: Network Theory Broadband Circuit Design Fall 2012 ECEN 620: Network Theory Broadband Circuit Design Fall 2012 Lecture 23: High-Speed I/O Overview Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 3 is postponed to Dec. 11

More information

As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology

As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology T10/05-198r0 As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology Anthony Sanders Infineon Technologies Mike Resso John D Ambrosia Technologies Agilent

More information

Department of Electronics and Communication Engineering 1

Department of Electronics and Communication Engineering 1 UNIT I SAMPLING AND QUANTIZATION Pulse Modulation 1. Explain in detail the generation of PWM and PPM signals (16) (M/J 2011) 2. Explain in detail the concept of PWM and PAM (16) (N/D 2012) 3. What is the

More information

High-Speed Links. Agenda : High Speed Links

High-Speed Links. Agenda : High Speed Links High-Speed Links Vladimir Stojanovic (with slides from M. Horowitz, J. Zerbe, K.Yang and W. Ellersick) EE371 Lecture 16 Agenda : High Speed Links High-Speed Links, What,Where? Signaling Faster - Evolution»

More information

Serial Data Transmission

Serial Data Transmission Serial Data Transmission Dr. José Ernesto Rayas Sánchez 1 Outline Baseband serial transmission Line Codes Bandwidth of serial data streams Block codes Serialization Intersymbol Interference (ISI) Jitter

More information

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Asian IBIS Summit 2017 Taipei, ROC November 15, 2017 9 Combinations of TX and RX Model Types AMI file has: GetWave_Exists

More information

Comparison of Time Domain and Statistical IBIS-AMI Analyses

Comparison of Time Domain and Statistical IBIS-AMI Analyses Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Asian IBIS Summit 2017 Shanghai, PRC November 13, 2017 9 Combinations of TX and RX Model Types AMI file has: GetWave_Exists

More information

Modulation and Coding Tradeoffs

Modulation and Coding Tradeoffs 0 Modulation and Coding Tradeoffs Contents 1 1. Design Goals 2. Error Probability Plane 3. Nyquist Minimum Bandwidth 4. Shannon Hartley Capacity Theorem 5. Bandwidth Efficiency Plane 6. Modulation and

More information

Specifying a Channel Through Impulse Response. Charles Moore July 9, 2004

Specifying a Channel Through Impulse Response. Charles Moore July 9, 2004 Specifying a Channel Through Impulse Response Charles Moore July 9, 2004 Current Practice Current practice specifies channels in terms of S parameters. This is useful since S parameters are relatively

More information

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005 T10/05-428r0 SAS-2 channels analyses and suggestion for physical link requirements To: T10 Technical Committee From: Yuriy M. Greshishchev, PMC-Sierra Inc. (yuriy_greshishchev@pmc-sierra.com) Date: 06

More information

Toward SSC Modulation Specs and Link Budget

Toward SSC Modulation Specs and Link Budget Toward SSC Modulation Specs and Link Budget (Spreading the Pain) Guillaume Fortin, Rick Hernandez & Mathieu Gagnon PMC-Sierra 1 Overview The JTF as a model of CDR performance Using the JTF to qualify SSC

More information

A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c,

A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c, 4th International Conference on Computer, Mechatronics, Control and Electronic Engineering (ICCMCEE 2015) A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a,

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010 EEN689: Special Topics in High-Speed Lins ircuits and Systems Spring 2010 Lecture 21: rosstal Sam Palermo Analog & Mixed-Signal enter Texas A&M University Announcements HW6 will be posted today and due

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010 Lecture 10: Termination & Transmitter Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam

More information

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005 06-011r0 Towards a SAS-2 Physical Layer Specification Kevin Witt 11/30/2005 Physical Layer Working Group Goal Draft a Specification which will: 1. Meet the System Designers application requirements, 2.

More information

EE5713 : Advanced Digital Communications

EE5713 : Advanced Digital Communications EE573 : Advanced Digital Communications Week 4, 5: Inter Symbol Interference (ISI) Nyquist Criteria for ISI Pulse Shaping and Raised-Cosine Filter Eye Pattern Error Performance Degradation (On Board) Demodulation

More information

QUESTION BANK SUBJECT: DIGITAL COMMUNICATION (15EC61)

QUESTION BANK SUBJECT: DIGITAL COMMUNICATION (15EC61) QUESTION BANK SUBJECT: DIGITAL COMMUNICATION (15EC61) Module 1 1. Explain Digital communication system with a neat block diagram. 2. What are the differences between digital and analog communication systems?

More information

2120 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 9, SEPTEMBER /$ IEEE

2120 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 9, SEPTEMBER /$ IEEE 2120 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 9, SEPTEMBER 2008 Design and Comparison of Three 20-Gb/s Backplane Transceivers for Duobinary, PAM4, and NRZ Data Jri Lee, Member, IEEE, Ming-Shuan

More information

Towards 100G over Copper

Towards 100G over Copper IEEE 8.3 Higher Speed Study Group Towards G over Copper Faculty Investigator: Dr. M. Kavehrad Graduate Researchers: Mr. A. Enteshari Mr. J. Fadlullah The Pennsylvania State University Center for Information

More information

COMPUTER COMMUNICATION AND NETWORKS ENCODING TECHNIQUES

COMPUTER COMMUNICATION AND NETWORKS ENCODING TECHNIQUES COMPUTER COMMUNICATION AND NETWORKS ENCODING TECHNIQUES Encoding Coding is the process of embedding clocks into a given data stream and producing a signal that can be transmitted over a selected medium.

More information

Line Coding for Digital Communication

Line Coding for Digital Communication Line Coding for Digital Communication How do we transmit bits over a wire, RF, fiber? Line codes, many options Power spectrum of line codes, how much bandwidth do they take Clock signal and synchronization

More information

EE273 Lecture 6 Introduction to Signaling January 28, 2004

EE273 Lecture 6 Introduction to Signaling January 28, 2004 EE273 Lecture 6 Introduction to Signaling January 28, 2004 Heinz Blennemann Stanford University 1 Today s Assignment Problem Set 4 on Web & handout eading Sections 7.4 and 7.5 Complete before class on

More information

EITF25 Internet Techniques and Applications L2: Physical layer. Stefan Höst

EITF25 Internet Techniques and Applications L2: Physical layer. Stefan Höst EITF25 Internet Techniques and Applications L2: Physical layer Stefan Höst Data vs signal Data: Static representation of information For storage Signal: Dynamic representation of information For transmission

More information

Project: IEEE P Working Group for Wireless Personal Area Networks N

Project: IEEE P Working Group for Wireless Personal Area Networks N Project: IEEE P802.15 Working Group for Wireless Personal Area Networks N (WPANs( WPANs) Title: [VLC PHY Considerations] Date Submitted: [09 September 2008] Source: [Sang-Kyu Lim, Kang Tae-Gyu, Dae Ho

More information

Lecture 9, ANIK. Data converters 1

Lecture 9, ANIK. Data converters 1 Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?

More information

Partial Response Signaling for Backplane Applications

Partial Response Signaling for Backplane Applications Partial Response Signaling for Backplane Applications IEEE 82.3ap Task Force September 24 Michael Altmann Fulvio Spagna IEEE 82.3ap Task Force - 24-Sep-4 Agenda Introduction Line coding alternatives for

More information

NRZ CHIP-CHIP. CDAUI-8 Chip-Chip. Tom Palkert. MoSys 12/16/2014

NRZ CHIP-CHIP. CDAUI-8 Chip-Chip. Tom Palkert. MoSys 12/16/2014 NRZ CHIP-CHIP CDAUI-8 Chip-Chip Tom Palkert MoSys 12/16/2014 Proposes baseline text for an 8 lane 400G Ethernet electrical chip to chip interface (CDAUI-8) using NRZ modulation. The specification leverages

More information

Differential Signal and Common Mode Signal in Time Domain

Differential Signal and Common Mode Signal in Time Domain Differential Signal and Common Mode Signal in Time Domain Most of multi-gbps IO technologies use differential signaling, and their typical signal path impedance is ohm differential. Two 5ohm cables, however,

More information

Revision of Wireless Channel

Revision of Wireless Channel Revision of Wireless Channel Quick recap system block diagram CODEC MODEM Wireless Channel Previous three lectures looked into wireless mobile channels To understand mobile communication technologies,

More information

Digital Communication - Pulse Shaping

Digital Communication - Pulse Shaping Digital Communication - Pulse Shaping After going through different types of coding techniques, we have an idea on how the data is prone to distortion and how the measures are taken to prevent it from

More information

QAM-Based Transceiver Solutions for Full-Duplex Gigabit Ethernet Over 4 Pairs of UTP-5 Cable. Motivation for Using QAM

QAM-Based Transceiver Solutions for Full-Duplex Gigabit Ethernet Over 4 Pairs of UTP-5 Cable. Motivation for Using QAM QAM-Based Transceiver Solutions for Full-Duplex Gigabit Ethernet Over 4 Pairs of UTP-5 Cable Henry Samueli, Jeffrey Putnam, Mehdi Hatamian Broadcom Corporation 16251 Laguna Canyon Road Irvine, CA 92618

More information

Department of Electronics & Telecommunication Engg. LAB MANUAL. B.Tech V Semester [ ] (Branch: ETE)

Department of Electronics & Telecommunication Engg. LAB MANUAL. B.Tech V Semester [ ] (Branch: ETE) Department of Electronics & Telecommunication Engg. LAB MANUAL SUBJECT:-DIGITAL COMMUNICATION SYSTEM [BTEC-501] B.Tech V Semester [2013-14] (Branch: ETE) KCT COLLEGE OF ENGG & TECH., FATEHGARH PUNJAB TECHNICAL

More information

High Speed Digital Design & Verification Seminar. Measurement fundamentals

High Speed Digital Design & Verification Seminar. Measurement fundamentals High Speed Digital Design & Verification Seminar Measurement fundamentals Agenda Sources of Jitter, how to measure and why Importance of Noise Select the right probes! Capture the eye diagram Why measure

More information

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits. 1 ECEN 720 High-Speed Links Circuits and Systems Lab6 Link Modeling with ADS Objective To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed

More information

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers AN678 Subscribe This application note provides a set of guidelines to run error free across backplanes at high-speed

More information

Lecture 3: Modulation & Clock Recovery. CSE 123: Computer Networks Stefan Savage

Lecture 3: Modulation & Clock Recovery. CSE 123: Computer Networks Stefan Savage Lecture 3: Modulation & Clock Recovery CSE 123: Computer Networks Stefan Savage Lecture 3 Overview Signaling constraints Shannon s Law Nyquist Limit Encoding schemes Clock recovery Manchester, NRZ, NRZI,

More information

Ș.l. dr. ing. Lucian-Florentin Bărbulescu

Ș.l. dr. ing. Lucian-Florentin Bărbulescu Ș.l. dr. ing. Lucian-Florentin Bărbulescu 1 Data: entities that convey meaning within a computer system Signals: are the electric or electromagnetic impulses used to encode and transmit data Characteristics

More information

Baseline Proposal for 100G Backplane Specification Using PAM2. Mike Dudek QLogic Mike Li Altera Feb 25, 2012

Baseline Proposal for 100G Backplane Specification Using PAM2. Mike Dudek QLogic Mike Li Altera Feb 25, 2012 Baseline Proposal for 100G Backplane Specification Using PAM2 Mike Dudek QLogic Mike Li Altera Feb 25, 2012 1 2 Baseline Proposal for 100G PAM2 Backplane Specification : dudek_01_0312 Supporters Stephen

More information

5Gbps Serial Link Transmitter with Pre-emphasis

5Gbps Serial Link Transmitter with Pre-emphasis Gbps Serial Link Transmitter with Pre-emphasis Chih-Hsien Lin, Chung-Hong Wang and Shyh-Jye Jou Department of Electrical Engineering,National Central University,Chung-Li, Taiwan R.O.C. Abstract- High-speed

More information

Module 12 : System Degradation and Power Penalty

Module 12 : System Degradation and Power Penalty Module 12 : System Degradation and Power Penalty Lecture : System Degradation and Power Penalty Objectives In this lecture you will learn the following Degradation during Propagation Modal Noise Dispersion

More information

TSEK02: Radio Electronics Lecture 2: Modulation (I) Ted Johansson, EKS, ISY

TSEK02: Radio Electronics Lecture 2: Modulation (I) Ted Johansson, EKS, ISY TSEK02: Radio Electronics Lecture 2: Modulation (I) Ted Johansson, EKS, ISY 2 Basic Definitions Time and Frequency db conversion Power and dbm Filter Basics 3 Filter Filter is a component with frequency

More information

Text Book: Simon Haykin & Michael Moher,

Text Book: Simon Haykin & Michael Moher, Qassim University College of Engineering Electrical Engineering Department Electronics and Communications Course: EE322 Digital Communications Prerequisite: EE320 Text Book: Simon Haykin & Michael Moher,

More information

Lecture 3: Modulation & Clock Recovery. CSE 123: Computer Networks Alex C. Snoeren

Lecture 3: Modulation & Clock Recovery. CSE 123: Computer Networks Alex C. Snoeren Lecture 3: Modulation & Clock Recovery CSE 123: Computer Networks Alex C. Snoeren Lecture 3 Overview Signaling constraints Shannon s Law Nyquist Limit Encoding schemes Clock recovery Manchester, NRZ, NRZI,

More information

OIF CEI 6G LR OVERVIEW

OIF CEI 6G LR OVERVIEW OIF CEI 6G LR OVERVIEW Graeme Boyd, Yuriy Greshishchev T10 SAS-2 WG meeting, Houston, 25-26 May 2005 www.pmc-sierra.com 1 Outline! Why CEI-6G LR is of Interest to SAS-2?! CEI-6G- LR Specification Methodology!

More information

Xilinx Answer Link Tuning For UltraScale and UltraScale+

Xilinx Answer Link Tuning For UltraScale and UltraScale+ Xilinx Answer 70918 Link Tuning For UltraScale and UltraScale+ Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note that

More information

Lecture 10 Performance of Communication System: Bit Error Rate (BER) EE4900/EE6720 Digital Communications

Lecture 10 Performance of Communication System: Bit Error Rate (BER) EE4900/EE6720 Digital Communications EE4900/EE6720: Digital Communications 1 Lecture 10 Performance of Communication System: Bit Error Rate (BER) Block Diagrams of Communication System Digital Communication System 2 Informatio n (sound, video,

More information

EIE 441 Advanced Digital communications

EIE 441 Advanced Digital communications EIE 441 Advanced Digital communications MACHED FILER 1. Consider the signal s ( ) shown in Fig. 1. 1 t (a) Determine the impulse response of a filter matched to this signal and sketch it as a function

More information

ECEN 720 High-Speed Links: Circuits and Systems. Lab3 Transmitter Circuits. Objective. Introduction. Transmitter Automatic Termination Adjustment

ECEN 720 High-Speed Links: Circuits and Systems. Lab3 Transmitter Circuits. Objective. Introduction. Transmitter Automatic Termination Adjustment 1 ECEN 720 High-Speed Links: Circuits and Systems Lab3 Transmitter Circuits Objective To learn fundamentals of transmitter and receiver circuits. Introduction Transmitters are used to pass data stream

More information

A 5-8 Gb/s Low-Power Transmitter with 2-Tap Pre-Emphasis Based on Toggling Serialization

A 5-8 Gb/s Low-Power Transmitter with 2-Tap Pre-Emphasis Based on Toggling Serialization A 5-8 Gb/s Low-Power Transmitter with 2-Tap Pre-Emphasis Based on Toggling Serialization Sung-Geun Kim, Tongsung Kim, Dae-Hyun Kwon, and Woo-Young Choi Department of Electrical and Electronic Engineering,

More information

EEE482F: Problem Set 1

EEE482F: Problem Set 1 EEE482F: Problem Set 1 1. A digital source emits 1.0 and 0.0V levels with a probability of 0.2 each, and +3.0 and +4.0V levels with a probability of 0.3 each. Evaluate the average information of the source.

More information

Data and Computer Communications. Chapter 3 Data Transmission

Data and Computer Communications. Chapter 3 Data Transmission Data and Computer Communications Chapter 3 Data Transmission Data Transmission quality of the signal being transmitted The successful transmission of data depends on two factors: characteristics of the

More information

UNIT TEST I Digital Communication

UNIT TEST I Digital Communication Time: 1 Hour Class: T.E. I & II Max. Marks: 30 Q.1) (a) A compact disc (CD) records audio signals digitally by using PCM. Assume the audio signal B.W. to be 15 khz. (I) Find Nyquist rate. (II) If the Nyquist

More information

Using Raised Cosine Filter to Reduce Inter Symbol Interference in OFDM with BPSK Technique

Using Raised Cosine Filter to Reduce Inter Symbol Interference in OFDM with BPSK Technique Using Raised Cosine Filter to Reduce Inter Symbol Interference in OFDM with BPSK Technique Khalid Aslam 1,*, Bodiuzzaman Molla 2, Md. Jashim uddin 3,Prof. Wlodek Kulesza 4 1 MSc EE Manager / Kundekonsulent

More information

Using Frequency Diversity to Improve Measurement Speed Roger Dygert MI Technologies, 1125 Satellite Blvd., Suite 100 Suwanee, GA 30024

Using Frequency Diversity to Improve Measurement Speed Roger Dygert MI Technologies, 1125 Satellite Blvd., Suite 100 Suwanee, GA 30024 Using Frequency Diversity to Improve Measurement Speed Roger Dygert MI Technologies, 1125 Satellite Blvd., Suite 1 Suwanee, GA 324 ABSTRACT Conventional antenna measurement systems use a multiplexer or

More information

Precoding proposal for PAM4

Precoding proposal for PAM4 Precoding proposal for PAM4 modulation 100 Gb/s Backplane and Cable Task Force IEEE 802.3 Chicago September 2011 Sudeep Bhoja, Will Bliss, Chung Chen, Vasu Parthasarathy, John Wang, Zhongfeng Wang - Broadcom

More information

EE273 Lecture 16 Wrap Up and Project Discussion March 12, 2001

EE273 Lecture 16 Wrap Up and Project Discussion March 12, 2001 EE273 Lecture 16 Wrap Up and Project Discussion March 12, 2001 William J. Dally Computer Systems Laboratory Stanford University billd@csl.stanford.edu 1 Logistics Final Exam Friday 3/23, 8:30AM to 10:30AM

More information

High-speed Integrated Circuits for Silicon Photonics

High-speed Integrated Circuits for Silicon Photonics High-speed Integrated Circuits for Silicon Photonics Institute of Semiconductor, CAS 2017.7 Outline Introduction High-Speed Signaling Fundamentals TX Design Techniques RX Design Techniques Design Examples

More information

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007 Beta and Epsilon Point Update Adam Healey Mark Marlett August 8, 2007 Contributors and Supporters Dean Wallace, QLogic Pravin Patel, IBM Eric Kvamme, LSI Tae-Kwang Jeon, LSI Bill Fulmer, LSI Max Olsen,

More information

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016 ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016 Lecture 9: Mach-Zehnder Modulator Transmitters Sam Palermo Analog & Mixed-Signal Center Texas A&M University Mach-Zehnder

More information

Chapter 9. Digital Communication Through Band-Limited Channels. Muris Sarajlic

Chapter 9. Digital Communication Through Band-Limited Channels. Muris Sarajlic Chapter 9 Digital Communication Through Band-Limited Channels Muris Sarajlic Band limited channels (9.1) Analysis in previous chapters considered the channel bandwidth to be unbounded All physical channels

More information

EEE 309 Communication Theory

EEE 309 Communication Theory EEE 309 Communication Theory Semester: January 2017 Dr. Md. Farhad Hossain Associate Professor Department of EEE, BUET Email: mfarhadhossain@eee.buet.ac.bd Office: ECE 331, ECE Building Types of Modulation

More information

40 AND 100 GIGABIT ETHERNET CONSORTIUM

40 AND 100 GIGABIT ETHERNET CONSORTIUM 40 AND 100 GIGABIT ETHERNET CONSORTIUM Clause 93 100GBASE-KR4 PMD Test Suite Version 1.0 Technical Document Last Updated: October 2, 2014 40 and 100 Gigabit Ethernet Consortium 121 Technology Drive, Suite

More information

Any signal can be decomposed as the sum of orthogonal waveforms (basis functions) Successive transmitted symbols bl interfere with each other

Any signal can be decomposed as the sum of orthogonal waveforms (basis functions) Successive transmitted symbols bl interfere with each other Intersymbol Interference Any signal can be decomposed as the sum of orthogonal waveforms (basis functions) x ( t ) x i i ( t ) i and () t () t dt 0 for i j Modulation : mapping constellation symbols to

More information

Another way to implement a folding ADC

Another way to implement a folding ADC Another way to implement a folding ADC J. Van Valburg and R. van de Plassche, An 8-b 650 MHz Folding ADC, IEEE JSSC, vol 27, #12, pp. 1662-6, Dec 1992 Coupled Differential Pair J. Van Valburg and R. van

More information

Lecture Fundamentals of Data and signals

Lecture Fundamentals of Data and signals IT-5301-3 Data Communications and Computer Networks Lecture 05-07 Fundamentals of Data and signals Lecture 05 - Roadmap Analog and Digital Data Analog Signals, Digital Signals Periodic and Aperiodic Signals

More information

A 24Gb/s Software Programmable Multi-Channel Transmitter

A 24Gb/s Software Programmable Multi-Channel Transmitter A 24Gb/s Software Programmable Multi-Channel Transmitter A. Amirkhany 1, A. Abbasfar 2, J. Savoj 2, M. Jeeradit 2, B. Garlepp 2, V. Stojanovic 2,3, M. Horowitz 1,2 1 Stanford University 2 Rambus Inc 3

More information

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard By Ken Willis, Product Engineering Architect; Ambrish Varma, Senior Principal Software Engineer; Dr. Kumar Keshavan, Senior

More information

Chip-to-module far-end TX eye measurement proposal

Chip-to-module far-end TX eye measurement proposal Chip-to-module far-end TX eye measurement proposal Raj Hegde & Adam Healey IEEE P802.3bs 400 Gb/s Ethernet Task Force March 2017 Vancouver, BC, Canada 1 Background In smith_3bs_01a_0915, it was shown that

More information