Studying DAC Capacitor-Array Degradation in Charge-Redistribution SAR ADCs
|
|
- Charlotte Hensley
- 5 years ago
- Views:
Transcription
1 Studying DAC Capacitor-Array Degradation in Charge-Redistribution SAR ADCs Muhammad Aamir Khan, Hans G. Kerkhoff Testable Design and Test of Integrated Systems (TDT) Group, University of Twente, Centre of Telematics and Information Technology (CTIT), Enschede, the Netherlands m.a.khan / h.g.kerkhoff@utwente.nl Abstract In this paper, system-level behavioural models are used to simulate the aging-related degradation effects in the DAC capacitor array of a charge-redistribution successive approximation register (SAR) ADC because of the large calculation time of transistor-level aging simulators. A performance-analysis system based on the degraded models has been implemented in the LabVIEW environment in order to study the aging effects in static and dynamic performance parameters. A comparison of results from the degradation in the buffer and comparator with reference to the degradation in the capacitor array has also been conducted. Most of the static and dynamic performance parameters are severely affected by the DAC capacitor-array degradations. Whereas, in case of the buffer and comparator degradations, only offset from the static performance parameters and all of the dynamic performance parameters are severely affected. The simulation results can be used in advance by electronic designers to come to a more reliable design, especially in aging-critical technology nodes. Keywords- degradation modelling analysis; charge-redistribution SAR ADC; sensitivity analysis; DAC capacitor-array degradation; dependable design I. INTRODUCTION The possibility of small-feature sized transistors has made it possible to integrate large and complex systems on a single chip. Being billion-transistor systems, it has become an essential necessity of the electronic industry to use systemlevel behavioural models [] for these complex systems design. Electronic designs developed in aging-critical technology nodes even require aging simulations in advance for obtaining a highly dependable design. Simulating aging effects in these large and complex systems at transistor level are very time consuming and even impossible in some cases. This necessitates the use of behavioural models for aging simulations as well. Aging simulations using device-level (transistor) models are already in practical use [, ] and are less time consuming for small circuits like inverters, ring oscillators, and amplifiers. Therefore, one possible way to simulate aging effects in complex systems is to sub-divide the large system into smaller building blocks. First simulate the aging effects for each or at least for more aging critical sub-building blocks and then incorporate the degradation information in the ideal systemlevel behavioural models to study their effect on the whole system. Another possibility, which is being used in the current paper, is to analyse the performance of the whole complex system by using a potentially possible set of degraded values in the behavioural models of each sub-building block. The focus of the current paper is to analyse the degradation effects in the performance parameters of a relatively simple mixed-signal circuit, a charge-redistribution SAR ADC, based on the degraded models of its sub-building blocks. The emphasis will be to analyse the performance degradation as a result of DAC capacitor-array degradation which will be further compared with the results of degradation in the buffer and comparator blocks []. For simplicity, the rest of the subbuilding blocks will be treated as ideal components. The static and dynamic performance parameters include offset, gain, dynamic nonlinearity error (DNLE), integral nonlinearity error (INLE), signal-to-noise and distortion (SINAD), total harmonic distortion (THD), and effective number of bits (ENOB). They will be analysed as part of the performance analysis for our charge-redistribution SAR ADC. The rest of this paper is organized as follows. Section II will briefly describe the building blocks of a chargeredistribution SAR ADC, its operational principles, and the degradation modelling in the DAC capacitor array blocks. The important mathematical formulations, used to analyse the static and dynamic performance parameters, the architectural composition of the performance-analysis system, realized in the LabVIEW environment, and the corresponding simulation results will be discussed in section III. The conclusions and some important references are presented in sections IV and V respectively. II. MODELLING DEGRADATION EFFECTS IN CHARGE- REDISTRIBUTION SAR ADC Successive approximation register (SAR) analog-to-digital converters (ADCs) are among the most widely used ADCs in electronic industry due to their medium digital output resolution, relatively simple architecture and control scheme as shown in Figure []. Furthermore, the charge-redistribution (CR) based architecture is among the popular architectures for SAR ADCs due to built-in sample and hold capabilities. Figure shows the simplified circuit diagram of the binary-weighted capacitor array for an N-bit digital-to-analog converter (DAC) architecture, which consists of N capacitors and one dummy capacitor of capacitance C, for an N-bit CR SAR ADC. The latter will be simply referred to as ADC in the remainder of this paper The conversion process of the ADC is performed in three //$. IEEE
2 Fig. : Simplified circuit diagram of the charge-redistribution SAR ADC phases; the sampling phase, the hold phase and the redistribution phase in which the actual conversion takes place. During the sampling and hold phase, the analog input voltage is sampled and a voltage equal to the input voltage is provided to the comparator input. Furthermore, if, and, represent the offset voltages of the buffer and the comparator respectively then after the redistribution phase, which takes N-conversion steps for an N-bit ADC, the ideal output voltage of the DAC capacitor array will be the sum of the voltages in the hold phase and in the redistribution phase []:,,, where is the sum of the capacitances connected to the terminal and is the sum of the capacitances connected to the ground terminal. The details of the buffer and the comparator offset voltage degradations and their consequence on the ADC performance parameters can be found in []. The next step is to model the DAC capacitor-array degradation effects. Metal-Insulator-Metal (MIM) capacitors, being widely used in A/D and D/A converters, degrade as a function of input stress voltage, working stress temperature, and stress time. This degradation could change its behaviour (increasing or decreasing) after a certain amount of time based on the stress conditions [6-9]. For example, in case of SiO MIM-capacitors the capacitance increases at a constant stress for a certain period of stress time and starts decreasing after that period of stress time with the same stress conditions. This reversal in MIM-capacitance degradation-behaviour begins earlier at elevated stress temperatures [8]. This means, the change in capacitance of MIM capacitors is a complex function of input stress voltage ( ), working stress temperature ( ) and the corresponding stress time ( ). This can be written as:,, If we assume that the input stress voltage and the working stress temperature are randomly changing over a specific period of time (e.g. years), then the degradation in each capacitor of the DAC capacitor array will depend on the switching activity of its associated switches S and S (Figure ), the stress time, the input stress voltages and and the stress temperature. This means: S,S,,,, Furthermore, the switching activity in the associated switches S and S for each capacitor will further Fig. : DAC capacitor array for an N-bit CR SAR ADC depend on the input voltage that can have any random value in between zero voltage and the full-scale (FS) voltage values of the ADC (Figure ). This means, for each capacitor the input stress voltage will fluctuate randomly between, and ground terminal; with being another random value as described above. During the random ON state (S is closed) the capacitor is connected to the terminal and hence. Similarly, during the random OFF state (S is closed) the capacitor is connected to the ground terminal and hence. This makes the input stress voltage for capacitor a random process over the stress time. Similarly, if the stress temperature is also randomly changing over the stress time (e.g. years) then at some random points in time the capacitance will increase whereas at other random points in time the capacitance of capacitor will decrease [8]. Therefore, a randomly increasing or decreasing degradation in each capacitor, as a result of aging, will result in a randomly degraded ADC, having a different DAC capacitor array, at random points of time during the stress time. The randomly changing input voltage will decide the random ON or OFF activity and hence the random input stress voltage for each capacitor during the stress time. Similarly, the random working stress-temperature along with the above stress conditions will decide the random increase or decrease in the capacitance of each capacitor during the stress time. This can be modelled for each capacitor as a random degradation of its ideal value. Therefore, the value of each capacitor in Figure can be rewritten as: / where here is the maximum possible percentage degradation that can occur during the stress time (e.g. years) and can be obtained from the experimental data. The parameters and are two independent random number generators that generate random values between. and.. The parameter can be related to the random amount of degradation in the capacitance of each capacitor at random points of time during the stress time. Similarly, the parameter can be related to the randomly increasing and decreasing degradation-behaviour in the capacitance of each capacitor at random points of time during the stress time. Therefore, and in equation () become: and
3 Table : The set of equations that have been used for calculating the static and dynamic performance parameters of the ADC. (Details in [-]). Fig. : Block diagram of the ADC performance-analysis system as realized in the LabVIEW environment. Table : Values used for the static and dynamic performance parameters in the ADC performance-analysis system shown in Figure. Therefore, equation () can be rewritten as: (8) It is clear from the above equation that the capacitor degradation in the DAC capacitor array and the degradation in the buffer and comparator offset voltages, as a result of aging, will change the voltage value at the comparator input and hence the digital output of the ADC. These degradations in the DAC capacitor array as well as the buffer and the comparator offset voltages have been incorporated in the ideal models. The next two sections will discuss how the degradation as a result of aging will affect the static and dynamic performance parameters of the ADC. III. THE PERFORMANCE ANALYSIS SYSTEM AND SIMULATION RESULTS A performance-analysis simulation setup has been constructed in the LabVIEW environment in order to investigate the degradation effects in the static and dynamic performance parameters of an N-bit ADC as a result of the degradation in some of its building blocks as shown in Figure. A well-known and one of the widely used methods for ADC testing, the sine-wave histogram method [], is used to analyse the static performance parameters. Similarly, a fullscale sine-wave input having a peak value of has been used to estimate the ADC dynamic performance parameters. Table summarizes the set of equations that have been used in this simulation setup in order to calculate the static and dynamic performance parameters of the ADC [-]. Here denotes the total number of samples used in the histogram method whereas and represent the number of hits at the lower and upper codes respectively. Similarly, / represents the confidence level [], the ADC number of bits, and denotes the measured DNLE resolution respectively. The implemented performance-analysis system has a flexible architecture where parameters like input sine-wave amplitude, frequency, dc level, number of samples, input reference voltage, buffer and comparator offset voltages, ADC number of bits, maximum DAC capacitors percentage error, and different confidence levels for DNLE resolution can be selected by the user. Table summarizes the values that have been used during this performance analysis. Furthermore, based on () and (), twenty randomly degraded DAC capacitor arrays have been generated, by assuming a maximum of ±.% degradation (i.e. parameters in ()) of their ideal values ( N- C) over the stress time (e.g. years) as shown in Table. This could be an exaggerated value but the idea is to test the system under worst case scenario. The upper ten values have been used for analysing the static performance parameters whereas the lower ten values have been used for analysing the dynamic performance parameters respectively. The reason to use separate values for static and dynamic parameters lies in the fact that it is hard to generate the same random values in the simulation setup because they are randomly generated during the simulations. Simulations have been conducted for each of these ADCs according to the values given in Tables and. The output of each randomly degraded ADC is then stored in a memory which is further used to calculate the static and dynamic performance parameters using the equations summarized in Table. Furthermore, simulations conducted here are related to aging (temporal) degradations and cannot be extracted based on simple corner analysis techniques. Figures (a), and (b) show the offset voltage variation and standard deviation of ten randomly degraded ADCs having degraded DAC capacitor array values (Table ) as a function of the buffer and comparator offset voltage degradations. It means the change in the offset voltage of each degraded ADC, as a result of the random degradations in the capacitors of its DAC capacitor array, is highly dependent on the buffer and the comparator offset degraded values whereas it has almost a
4 Table : Degraded values of each capacitor of twenty randomly generated DAC capacitor arrays for analyzing the static (upper values) and dynamic (lower values) performance parameters of ADC. (a) Std. Dev. due to Std. Dev. due to x - Offset Standard Deviation [mv] Gain (b) (c) (d) Fig. : Ten -bit CR SAR ADCs, (a) offset variation surface [mv], (b) offset standard deviation, (c) gain variation surface, and (d) gain standard deviation due to the random degradation of each capacitor in DAC capacitor array as a function of the degradation in the buffer offset voltage ( ) and the comparator offset voltage ( ) respectively Gain Standard Deviation.... x negligible affect from the capacitor degradations (Figure (b)). In other words the ADC output offset is highly affected by the buffer and comparator offset degradations and is negligibly affected by the random capacitor degradations in the DAC capacitor array as a result of aging effects. Similarly, Figures (c), and (d) show the gain variation and standard deviation of ten randomly degraded ADCs (Table ) as a function of the buffer and comparator offset voltage degradations. These figures provide the information that contrary to the output offset (above paragraph), the change in the gain parameter of the randomly degraded ADCs is affected less by the buffer and comparator offset voltage degradations whereas it is changed, though very small, as a result of capacitor degradations in the DAC capacitor array. This change in gain parameter of the ADC is proportional to the percentage degradation in the capacitor values due to the aging effects. Therefore, the degradation in the gain parameter will increase as a result of large degradations in the capacitors of the DAC capacitor array. Furthermore, Figures (a), (b), (c) and (d) show the DNL error (DNLE) and INL error (INLE) standard deviation and the corresponding DNLE and INLE mean, minimum and maximum values of each digital output code for ten randomly degraded ADCs (Table ). Similarly, Figures (e) and (f) show the standard deviation of DNLE and INLE values of each ADC as a function of the buffer and comparator offset voltage degradations. The nearly flat DNLE and INLE surface of each randomly degraded ADC in Figures (e) and (f) show that the degradation in the buffer and comparator offset voltages have almost no effect on the DNLE and INLE values whereas a random capacitor degradation in the DAC capacitor array will lead to severe effects in the DNLE and INEL values. Additionally, the DNLE minimum values (DNLE value = -) in Figure (b) indicates that as a result of random capacitor degradations (Table ) there will be many missing codes in the digital output of the ADC. Of course the number of missing codes is dependent on the maximum degradation in every capacitor, the reference voltage, and the number of ADC digital output bits. Having smaller values of the reference voltage and higher values of the ADC number of digital output bits will result in even more severe effects in DNLE and INLE values for the same random degradation in the capacitor values. Figures 6(a), 6(b) and 6(c) show the change in SINAD, THD, and ENOBs of ten randomly degraded ADCs (Table )
5 DNLE Standard Deviation [LSB] Std. Dev. due to.... DNLE Mean, Min and Max [LSB] DNLE Mean DNLE Min DNLE Max INLE Standard Deviation [LSB] Std. Dev. due to INLE Mean, Min and Max [LSB] (a) (b) (c) INLE Mean INLE Min INLE Max DNLE Standard Deviation [LSB] (d) (e) (f) Fig. : Ten -bit CR SAR ADCs, having different DAC arrays, (a) DNLE standard deviation, (b) DNLE mean, min and max, (c) INLE standard deviation, (d) INLE mean, min and max of each individual digital output code due to the random degradation of each capacitor in the DAC capacitor array, and standard deviation surface of (e) DNLE and (f) INEL of each ADC as a function of the degradation in the buffer offset voltage ( ) and comparator offset voltage ( ) respectively INLE Standard Deviation [LSB] as a function of the degradations in the buffer and comparator offset voltage. Similarly, Figures 6(d), 6(e), and 6(f) respectively show the standard deviation of SINAD, THD and ENOB of ten randomly degraded ADCs as a result of the random degradations in each capacitor of the DAC capacitor array. The standard deviation itself shows that the random degradation in the capacitors of the DAC capacitor array has a huge impact on the SINAD, THD and ENOB of the ADC. Similarly, the variation in the standard deviation of SINAD, THD and ENOB of ten randomly degraded ADCs as a result of the buffer and comparator offset degradations show that the buffer and comparator offset voltage degradations also have a severe effect on the dynamic performance parameters of the ADC. This is because of the fact that according to () and (8) the comparator offset voltage will try to cancel the buffer offset voltage. However, the DAC capacitor array will introduce some part of the buffer offset voltage at node C (Figure ). This will saturate the comparator in one direction and will introduce distortion in the actual value. This distortion will further lead to reduction of SINAD, THD and ENOB. In short, among the static parameters, the offset, and among the dynamic parameters, the SINAD, THD and ENOB, are severely affected by the buffer and comparator offset degradations whereas the static parameters like gain, DNLE, and INLE are minimally affected (almost no effect) by the buffer and comparator offset degradations. On the other hand all of the static, except offset voltage, and all of the dynamic performance parameters of the ADC are severely affected due to the capacitor degradations in the DAC capacitor array. These results are further summarized in Table. Furthermore, Cadence transistor-level simulations are being carried out on a SAR ADC to validate the behavioral models and corresponding static and dynamic performance parameters. IV. CONCLUSIONS In this paper, system-level behavioural models have been used in order to analyse the static and dynamic performance parameter degradations of the charge-redistribution SAR ADC as a result of the aging degradations in the DAC capacitor array. Degradation effects of the DAC capacitor array have been modelled and incorporated in the system-level model of the SAR ADC along with the buffer and comparator degradations. These models have been further used in a flexible performance-analysis simulation setup designed in the LabVIEW environment where different input parameters including degradation values of different building blocks can be selected by the user. Simulation results of this setup show that the degradation in the DAC capacitor array has severe effects on almost all of the static and dynamic performance parameters of ADC except the offset voltage. However, the degradations in the buffer and comparator offset voltages have severe effect on the offset, SINAD, THD, and ENOB values. The linearity of the ADC, INLE and DNLE values, is almost not affected by the buffer and comparator offset voltage
6 (a) Std. Dev. due to THD Standard Deviation [db] SINAD Standard Deviation [db] - - (c) Std. Dev. due to (b) Std. Dev due to ENOB Standard Deviation [BIT] - -6 ENOB [BIT] THD [db] SINAD [db] (d) (e) (f) Fig. 6: Ten -bit CR SAR ADCs, (a) SINAD variation surface, (b) THD variation surface, (c) ENOB variation surface, of each ADC and (d) SINAD standard deviation, (e) TDH standard deviation, (f) ENOB standard deviation due to the random degradation of each capacitor in the DAC capacitor array as a function of the degradation in the buffer offset voltage ( ͳͳ ǡ ͳͳ ) and comparator offset voltage ( ͳͳ ǡ ͳͳ ) respectively. Table : The effect of DAC capacitor array and the buffer and comparator offset voltage degradations on the static and dynamic performance parameters of the CR SAR ADC. degradations. The presented technique can be used in advance by system designers for achieving higher system reliability. Furthermore, complicated degradation effects, including nonlinear and process variations, can also be incorporated in these system-level degradation models in order to increase the efficiency and accuracy of the simulated results. REFERENCES [] R.A. Rutenbar, G.G.E. Gielen, and J. Roychowdhury, Hierarchical Modeling, Optimization, and Synthesis for System-Level Analog and RF Designs, in IEEE Proceedings, Vol. 9, No., pp , 7. [] Y. Baoguang, F. Qingguo, J.B. Bernstein, Q. Jin, and D. Jun, Reliability Simulation and Circuit-Failure Analysis in Analog and Mixed-Signal Applications, in IEEE Tran. on Device and Materials Reliability, Vol. 9, No., pp.9-7, 9. [] E. Maricau, et al., A compact NBTI model for accurate analog integrated circuit reliability simulation, in Proc. of the European Solid-State Device Research Conference (ESSDERC), pp. 7-,. [] M.A. Khan, and H.G. Kerkhoff, Analysing Degradation Effects in Charge-Redistribution SAR ADCs, in IEEE Int. Symp. Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 6-7,. [] X. Pei, and P. Wang, Design and modeling of a -bit SAR ADC IP with non-lumped capacitor array, in IEEE Int. Conf. on Future Computer and Communication (ICFCC), Vol., pp. 9-9,. [6] M. K. Hota, et al., Reliability behavior of TaAlOx MetalInsulator-Metal capacitors, in IEEE Int. Symp. Physical and Failure Analysis of Integrated Circuits, pp. 8-86, 9. [7] N. Sedghi, W. Davey, I.Z. Mitrovic, and S. Hall, Reliability studies on TaO high-κ dielectric metal-insulator-metal capacitors prepared by wet anodization," in Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, Vol. 9, No., pp. AB-AB-8,. [8] H. Chi-Chao, et al., An Innovative Understanding of MetalInsulator-Metal (MIM)-Capacitor Degradation Under ConstantCurrent Stress, in IEEE Tran. on Device and Materials Reliability, Vol. 7, No., pp. 6-67, 7. [9] S.H. Wu, C.K. Deng, T.H. Hou, and B.S. Chiou, "Stability and Degradation Mechanism of LaO Metal-Insulator-Metal Capacitors under Constant Voltage Stress," in ECS Meeting Abstracts, Abstract No., April. [] T. Hsin-Wen, L. Bin-Da, and C. Soon-Jyh, A Histogram-Based Testing Method for Estimating A/D Converter Performance, in IEEE Tran. on Instrumentation and Measurement, Vol. 7, No., pp. -7, 8. [] N. Gray, ABCs of ADCs, by National Semiconductor Corporation, Rev, 6. []
Computation of Error in Estimation of Nonlinearity in ADC Using Histogram Technique
Engineering, 2011, 3, 583-587 doi:10.4236/eng.2011.36069 Published Online June 2011 (http://www.scirp.org/journal/eng) Computation of Error in Estimation of Nonlinearity in ADC Using Histogram Technique
More informationModulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies
A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.
More informationSUCCESSIVE approximation register (SAR) analog-todigital
426 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 62, NO. 5, MAY 2015 A Novel Hybrid Radix-/Radix-2 SAR ADC With Fast Convergence and Low Hardware Complexity Manzur Rahman, Arindam
More informationWITH the rapid evolution of liquid crystal display (LCD)
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 2, FEBRUARY 2008 371 A 10-Bit LCD Column Driver With Piecewise Linear Digital-to-Analog Converters Chih-Wen Lu, Member, IEEE, and Lung-Chien Huang Abstract
More informationAll-digital ramp waveform generator for two-step single-slope ADC
All-digital ramp waveform generator for two-step single-slope ADC Tetsuya Iizuka a) and Kunihiro Asada VLSI Design and Education Center (VDEC), University of Tokyo 2-11-16 Yayoi, Bunkyo-ku, Tokyo 113-0032,
More informationDesign Strategy for a Pipelined ADC Employing Digital Post-Correction
Design Strategy for a Pipelined ADC Employing Digital Post-Correction Pieter Harpe, Athon Zanikopoulos, Hans Hegt and Arthur van Roermund Technische Universiteit Eindhoven, Mixed-signal Microelectronics
More informationA 42 fj 8-bit 1.0-GS/s folding and interpolating ADC with 1 GHz signal bandwidth
LETTER IEICE Electronics Express, Vol.11, No.2, 1 9 A 42 fj 8-bit 1.0-GS/s folding and interpolating ADC with 1 GHz signal bandwidth Mingshuo Wang a), Fan Ye, Wei Li, and Junyan Ren b) State Key Laboratory
More informationENGINEERING FOR RURAL DEVELOPMENT Jelgava, EDUCATION METHODS OF ANALOGUE TO DIGITAL CONVERTERS TESTING AT FE CULS
EDUCATION METHODS OF ANALOGUE TO DIGITAL CONVERTERS TESTING AT FE CULS Jakub Svatos, Milan Kriz Czech University of Life Sciences Prague jsvatos@tf.czu.cz, krizm@tf.czu.cz Abstract. Education methods for
More informationAPPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection
Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942
More informationA 35 fj 10b 160 MS/s Pipelined- SAR ADC with Decoupled Flip- Around MDAC and Self- Embedded Offset Cancellation
Y. Zu, C.- H. Chan, S.- W. Sin, S.- P. U, R.P. Martins, F. Maloberti: "A 35 fj 10b 160 MS/s Pipelined-SAR ADC with Decoupled Flip-Around MDAC and Self- Embedded Offset Cancellation"; IEEE Asian Solid-
More informationA 12-bit 100kS/s SAR ADC for Biomedical Applications. Sung-Chan Rho 1 and Shin-Il Lim 2. Seoul, Korea. Abstract
, pp.17-22 http://dx.doi.org/10.14257/ijunesst.2016.9.8.02 A 12-bit 100kS/s SAR ADC for Biomedical Applications Sung-Chan Rho 1 and Shin-Il Lim 2 1 Department of Electronics and Computer Engineering, Seokyeong
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
More informationA Two- Bit- per- Cycle Successive- Approximation ADC with Background Offset Calibration
M. Casubolo, M. Grassi, A. Lombardi, F. Maloberti, P. Malcovati: "A Two-Bit-per- Cycle Successive-Approximation ADC with Background Calibration"; 15th IEEE Int. Conf. on Electronics, Circuits and Systems,
More informationAcronyms. ADC analog-to-digital converter. BEOL back-end-of-line
Acronyms ADC analog-to-digital converter BEOL back-end-of-line CDF cumulative distribution function CMOS complementary metal-oxide-semiconductor CPU central processing unit CR charge-redistribution CS
More informationThe Fundamentals of Mixed Signal Testing
The Fundamentals of Mixed Signal Testing Course Information The Fundamentals of Mixed Signal Testing course is designed to provide the foundation of knowledge that is required for testing modern mixed
More informationSAF ANALYSES OF ANALOG AND MIXED SIGNAL VLSI CIRCUIT: DIGITAL TO ANALOG CONVERTER
SAF ANALYSES OF ANALOG AND MIXED SIGNAL VLSI CIRCUIT: DIGITAL TO ANALOG CONVERTER ABSTRACT Vaishali Dhare 1 and Usha Mehta 2 1 Assistant Professor, Institute of Technology, Nirma University, Ahmedabad
More informationFPGA Based Mixed-Signal Circuit Novel Testing Techniques
FPGA Based Mixed-Signal Circuit Novel Testing Techniques Sotirios Pouros *, Vassilios Vassios *, Dimitrios Papakostas *, Valentin Hristov ** *1 Alexander Technological & Educational Institute of Thessaloniki,
More informationRESISTOR-STRING digital-to analog converters (DACs)
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 6, JUNE 2006 497 A Low-Power Inverted Ladder D/A Converter Yevgeny Perelman and Ran Ginosar Abstract Interpolating, dual resistor
More informationALTHOUGH zero-if and low-if architectures have been
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes
More informationA 2-bit/step SAR ADC structure with one radix-4 DAC
A 2-bit/step SAR ADC structure with one radix-4 DAC M. H. M. Larijani and M. B. Ghaznavi-Ghoushchi a) School of Engineering, Shahed University, Tehran, Iran a) ghaznavi@shahed.ac.ir Abstract: In this letter,
More informationFig. 2. Schematic of the THA. M1 M2 M3 M4 Vbias Vdd. Fig. 1. Simple 3-Bit Flash ADC. Table1. THA Design Values ( with 0.
A 2-GSPS 4-Bit Flash A/D Converter Using Multiple Track/Hold Amplifiers By Dr. Mahmoud Fawzy Wagdy, Professor And Chun-Shou (Charlie) Huang, MSEE Department of Electrical Engineering, California State
More informationDESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY
DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY Neha Bakawale Departmentof Electronics & Instrumentation Engineering, Shri G. S. Institute of
More informationLow Power Design of Successive Approximation Registers
Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design
More informationADC Based Measurements: a Common Basis for the Uncertainty Estimation. Ciro Spataro
ADC Based Measurements: a Common Basis for the Uncertainty Estimation Ciro Spataro Department of Electric, Electronic and Telecommunication Engineering - University of Palermo Viale delle Scienze, 90128
More informationA 19-bit column-parallel folding-integration/cyclic cascaded ADC with a pre-charging technique for CMOS image sensors
LETTER IEICE Electronics Express, Vol.14, No.2, 1 12 A 19-bit column-parallel folding-integration/cyclic cascaded ADC with a pre-charging technique for CMOS image sensors Tongxi Wang a), Min-Woong Seo
More informationAnalog-to-Digital i Converters
CSE 577 Spring 2011 Analog-to-Digital i Converters Jaehyun Lim, Kyusun Choi Department t of Computer Science and Engineering i The Pennsylvania State University ADC Glossary DNL (differential nonlinearity)
More informationDigital Calibration for Current-Steering DAC Linearity Enhancement
Digital Calibration for Current-Steering DAC Linearity Enhancement Faculty of Science and Technology, Division of Electronics & Informatics Gunma University Shaiful Nizam Mohyar, Haruo Kobayashi Gunma
More informationDESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY Silpa Kesav 1, K.S.Nayanathara 2 and B.K. Madhavi 3 1,2 (ECE, CVR College of Engineering, Hyderabad, India) 3 (ECE, Sridevi Women s Engineering
More informationIMPLEMENTING THE 10-BIT, 50MS/SEC PIPELINED ADC
98 CHAPTER 5 IMPLEMENTING THE 0-BIT, 50MS/SEC PIPELINED ADC 99 5.0 INTRODUCTION This chapter is devoted to describe the implementation of a 0-bit, 50MS/sec pipelined ADC with different stage resolutions
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationChapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver
Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver 3.1 INTRODUCTION As last chapter description, we know that there is a nonlinearity relationship between luminance
More informationDATASHEET HI5805. Features. Applications. Ordering Information. Pinout. 12-Bit, 5MSPS A/D Converter. FN3984 Rev 7.00 Page 1 of 12.
12-Bit, 5MSPS A/D Converter NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET FN3984 Rev 7.00 The HI5805
More informationMaxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 748
Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 748 Keywords: ADC, INL, DNL, root-sum-square, DC performance, static performance, AC performance,
More informationAPPLICATION NOTE. Atmel AVR127: Understanding ADC Parameters. Atmel 8-bit Microcontroller. Features. Introduction
APPLICATION NOTE Atmel AVR127: Understanding ADC Parameters Atmel 8-bit Microcontroller Features Getting introduced to ADC concepts Understanding various ADC parameters Understanding the effect of ADC
More informationSelf-Test Designs in Devices of Avionics
International Conference on Engineering Education and Research Progress Through Partnership 2004 VŠB-TUO, Ostrava, ISSN 1562-3580 Self-Test Designs in Devices of Avionics Yun-Che WEN, Yei-Chin CHAO Tzong-Shyng
More informationCharacterizing Distortion in Successive-Approximation Analog-to-Digital Converters due to Off-Chip Capacitors within the Voltage Reference Circuit
Characterizing Distortion in Successive-Approximation Analog-to-Digital Converters due to Off-Chip Capacitors within the Voltage Reference Circuit by Sriram Moorthy A thesis presented to the University
More informationAnalog to Digital Conversion
Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg
More informationADC and DAC Standards Update
ADC and DAC Standards Update Revised ADC Standard 2010 New terminology to conform to Std-1057 SNHR became SNR SNR became SINAD Added more detailed test-setup descriptions Added more appendices Reorganized
More informationA TDC based BIST Scheme for Operational Amplifier Jun Yuan a and Wei Wang b
Applied Mechanics and Materials Submitted: 2014-07-19 ISSN: 1662-7482, Vols. 644-650, pp 3583-3587 Accepted: 2014-07-20 doi:10.4028/www.scientific.net/amm.644-650.3583 Online: 2014-09-22 2014 Trans Tech
More informationLecture 9, ANIK. Data converters 1
Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?
More informationDigital Waveform Recorders
Digital Waveform Recorders Error Models & Performance Measures Dan Knierim, Tektronix Fellow Experimental Set-up for high-speed phenomena Transducer(s) high-speed physical phenomenon under study physical
More informationAD Bit, 20/40/65 MSPS 3 V Low Power A/D Converter. Preliminary Technical Data
FEATURES Ultra Low Power 90mW @ 0MSPS; 135mW @ 40MSPS; 190mW @ 65MSPS SNR = 66.5 dbc (to Nyquist); SFDR = 8 dbc @.4MHz Analog Input ENOB = 10.5 bits DNL=± 0.5 LSB Differential Input with 500MHz Full Power
More informationDesign of 8 Bit Current steering DAC
Vineet Tiwari 1,Prof.Sanjeev Ranjan 2,Prof. Vivek Baghel 3 1 2 Department of Electronics and Telecommunication Engineering 1 2 Disha Institute of Management & Technology,Raipur,India 3 Department of Electronics
More informationDESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP
DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP 1 B. Praveen Kumar, 2 G.Rajarajeshwari, 3 J.Anu Infancia 1, 2, 3 PG students / ECE, SNS College of Technology, Coimbatore, (India)
More informationDYNAMIC BEHAVIOR MODELS OF ANALOG TO DIGITAL CONVERTERS AIMED FOR POST-CORRECTION IN WIDEBAND APPLICATIONS
XVIII IMEKO WORLD CONGRESS th 11 WORKSHOP ON ADC MODELLING AND TESTING September, 17 22, 26, Rio de Janeiro, Brazil DYNAMIC BEHAVIOR MODELS OF ANALOG TO DIGITAL CONVERTERS AIMED FOR POST-CORRECTION IN
More informationChapter 2 Basics of Digital-to-Analog Conversion
Chapter 2 Basics of Digital-to-Analog Conversion This chapter discusses basic concepts of modern Digital-to-Analog Converters (DACs). The basic generic DAC functionality and specifications are discussed,
More informationDesign and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing
Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing N.Rajini MTech Student A.Akhila Assistant Professor Nihar HoD Abstract This project presents two original implementations
More informationAnalyzing Combined Impacts of Parameter Variations and BTI in Nano-scale Logical Gates
Analyzing Combined Impacts of Parameter Variations and BTI in Nano-scale Logical Gates Seyab Khan Said Hamdioui Abstract Bias Temperature Instability (BTI) and parameter variations are threats to reliability
More informationANALOG-TO-DIGITAL converters (ADCs) are important
2158 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 19, NO. 12, DECEMBER 2011 Transition-Code Based Linearity Test Method for Pipelined ADCs With Digital Error Correction Jin-Fu
More informationPrinciples of Analog In-Circuit Testing
Principles of Analog In-Circuit Testing By Anthony J. Suto, Teradyne, December 2012 In-circuit test (ICT) has been instrumental in identifying manufacturing process defects and component defects on countless
More informationDesign and Implementation of a Low Power Successive Approximation ADC. Xin HUANG, Xiao-ning XIN, Jian REN* and Xin-lei CHEN
2018 International Conference on Mechanical, Electronic and Information Technology (ICMEIT 2018) ISBN: 978-1-60595-548-3 Design and Implementation of a Low Power Successive Approximation ADC Xin HUANG,
More informationCOMPARATIVE ANALYSIS OF DIFFERENT ACQUISITION TECHNIQUES APPLIED TO STATIC AND DYNAMIC CHARACTERIZATION OF HIGH RESOLUTION DAC
XIX IMEKO World Congress Fundamental and Applied Metrology September 6 11, 2009, Lisbon, Portugal COMPARATIVE ANALYSIS OF DIFFERENT ACQUISITION TECHNIQUES APPLIED TO STATIC AND DYNAMIC CHARACTERIZATION
More informationA Faster Method for Accurate Spectral Testing without Requiring Coherent Sampling
A Faster Method for Accurate Spectral Testing without Requiring Coherent Sampling Minshun Wu 1,2, Degang Chen 2 1 Xi an Jiaotong University, Xi an, P. R. China 2 Iowa State University, Ames, IA, USA Abstract
More informationChapter 13 Oscillators and Data Converters
Chapter 13 Oscillators and Data Converters 13.1 General Considerations 13.2 Ring Oscillators 13.3 LC Oscillators 13.4 Phase Shift Oscillator 13.5 Wien-Bridge Oscillator 13.6 Crystal Oscillators 13.7 Chapter
More informationPART MAX5304EUA TOP VIEW OUT 8 CONTROL INPUT REGISTER. Maxim Integrated Products 1
19-1562; Rev ; 1/99 1-Bit Voltage-Output General Description The combines a low-power, voltage-output, 1-bit digital-to-analog converter () and a precision output amplifier in an 8-pin µmax package. It
More informationHistogram Tests for Wideband Applications
Histogram Tests for Wideband Applications Niclas Björsell 1 and Peter Händel 2 1 University of Gävle, ITB/Electronics, SE-801 76 Gävle, Sweden email: niclas.bjorsell@hig.se, Phone: +46 26 64 8795, Fax:
More informationTHE TREND toward implementing systems with low
724 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 30, NO. 7, JULY 1995 Design of a 100-MHz 10-mW 3-V Sample-and-Hold Amplifier in Digital Bipolar Technology Behzad Razavi, Member, IEEE Abstract This paper
More informationDesign of High-Resolution MOSFET-Only Pipelined ADCs with Digital Calibration
Design of High-Resolution MOSET-Only Pipelined ADCs with Digital Calibration Hamed Aminzadeh, Mohammad Danaie, and Reza Lotfi Integrated Systems Lab., EE Dept., erdowsi University of Mashhad, Mashhad,
More informationA 4-bit High Speed, Low Power Flash ADC by Employing Binary Search Algorithm 1 Brahmaiah Throvagunta, 2 Prashant K Shah
A 4-bit High Speed, Low Power Flash ADC by Employing Binary Search Algorithm 1 Brahmaiah Throvagunta, 2 Prashant K Shah 1 Master of Technology,Dept. of VLSI &Embedded Systems,Sardar Vallabhbhai National
More informationSAR ADC USING SINGLE-CAPACITOR PULSE WIDTH TO ANALOG CONVERTER BASED DAC. A Thesis. Presented to. The Graduate Faculty of the University of Akron
SAR ADC USING SINGLE-CAPACITOR PULSE WIDTH TO ANALOG CONVERTER BASED DAC A Thesis Presented to The Graduate Faculty of the University of Akron In Partial Fulfillment of the Requirements for the Degree
More informationMSP430 Teaching Materials
MSP430 Teaching Materials Chapter 9 Data Acquisition A/D Conversion Introduction Texas Instruments t Incorporated University of Beira Interior (PT) Pedro Dinis Gaspar, António Espírito Santo, Bruno Ribeiro,
More informationDesign of Analog Integrated Systems (ECE 615) Outline
Design of Analog Integrated Systems (ECE 615) Lecture 9 SAR and Cyclic (Algorithmic) Analog-to-Digital Converters Ayman H. Ismail Integrated Circuits Laboratory Ain Shams University Cairo, Egypt ayman.hassan@eng.asu.edu.eg
More informationDesign of Pipeline Analog to Digital Converter
Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology
More informationAtypical op amp consists of a differential input stage,
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 Low-Voltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar Sánchez-Sinencio Abstract This paper presents
More informationAn Optimized DAC Timing Strategy in SAR ADC with Considering the Overshoot Effect
Journal of Electrical and Electronic Engineering 2015; 3(2): 19-24 Published online March 31, 2015 (http://www.sciencepublishinggroup.com/j/jeee) doi: 10.11648/j.jeee.20150302.12 ISSN: 2329-1613 (Print);
More informationDIGITALLY controlled and area-efficient calibration circuits
246 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 5, MAY 2005 A Low-Voltage 10-Bit CMOS DAC in 0.01-mm 2 Die Area Brandon Greenley, Raymond Veith, Dong-Young Chang, and Un-Ku
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationLAYOUT IMPLEMENTATION OF A 10-BIT 1.2 GS/s DIGITAL-TO-ANALOG CONVERTER IN 90nm CMOS
LAYOUT IMPLEMENTATION OF A 10-BIT 1.2 GS/s DIGITAL-TO-ANALOG CONVERTER IN 90nm CMOS A thesis submitted in partial fulfilment of the requirements for the degree of Master of Science in Electrical Engineering
More information+2.7V to +5.5V, Low-Power, Dual, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs
9-565; Rev ; /99 +.7 to +5.5, Low-Power, Dual, Parallel General Description The MAX5 parallel-input, voltage-output, dual 8-bit digital-to-analog converter (DAC) operates from a single +.7 to +5.5 supply
More informationAnalyzing A/D and D/A converters
Analyzing A/D and D/A converters 2013. 10. 21. Pálfi Vilmos 1 Contents 1 Signals 3 1.1 Periodic signals 3 1.2 Sampling 4 1.2.1 Discrete Fourier transform... 4 1.2.2 Spectrum of sampled signals... 5 1.2.3
More informationMTJ based Random Number Generation and Analog-to-Digital Conversion Chris H. Kim University of Minnesota
MTJ based Random Number Generation and Analog-to-Digital Conversion Chris H. Kim University of Minnesota Workshop on the Future of Spintronics, June 5, 216 1 Switching Probability of an MTJ Parallel: Low
More informationA low-variation on-resistance CMOS sampling switch for high-speed high-performance applications
A low-variation on-resistance CMOS sampling switch for high-speed high-performance applications MohammadReza Asgari 1 and Omid Hashemipour 2a) 1 Microelectronic Lab, Shahid Beheshti University, G. C. Tehran,
More informationDATASHEET HI1175. Features. Ordering Information. Applications. Pinout. 8-Bit, 20MSPS, Flash A/D Converter. FN3577 Rev 8.
8-Bit, 2MSPS, Flash A/D Converter Pb-Free and RoHS Compliant DATASHEET FN377 Rev 8. The HI117 is an 8-bit, analog-to-digital converter built in a 1.4 m CMOS process. The low power, low differential gain
More informationISSN:
1391 DESIGN OF 9 BIT SAR ADC USING HIGH SPEED AND HIGH RESOLUTION OPEN LOOP CMOS COMPARATOR IN 180NM TECHNOLOGY WITH R-2R DAC TOPOLOGY AKHIL A 1, SUNIL JACOB 2 1 M.Tech Student, 2 Associate Professor,
More informationWorkshop ESSCIRC. Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC. 17. September 2010.
Workshop ESSCIRC Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC 17. September 2010 Christof Dohmen Outline System Overview Analog-Front-End Chopper-Amplifier
More informationA Successive Approximation ADC based on a new Segmented DAC
A Successive Approximation ADC based on a new Segmented DAC segmented current-mode DAC successive approximation ADC bi-direction segmented current-mode DAC DAC INL 0.47 LSB DNL 0.154 LSB DAC 3V 8 2MS/s
More informationINTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec
INTEGRATED CIRCUITS 1988 Dec DAC products are designed to convert a digital code to an analog signal. Since a common source of digital signals is the data bus of a microprocessor, DAC circuits that are
More informationSystem-Level Simulation for Continuous-Time Delta-Sigma Modulator in MATLAB SIMULINK
Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November 1-3, 26 236 System-Level Simulation for Continuous-Time Delta-Sigma Modulator
More informationRECENTLY, low-voltage and low-power circuit design
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 4, APRIL 2008 319 A Programmable 0.8-V 10-bit 60-MS/s 19.2-mW 0.13-m CMOS ADC Operating Down to 0.5 V Hee-Cheol Choi, Young-Ju
More informationNew Features of IEEE Std Digitizing Waveform Recorders
New Features of IEEE Std 1057-2007 Digitizing Waveform Recorders William B. Boyer 1, Thomas E. Linnenbrink 2, Jerome Blair 3, 1 Chair, Subcommittee on Digital Waveform Recorders Sandia National Laboratories
More informationDesign of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low Power Applications
International Journal of Engineering Inventions e-issn: 2278-7461, p-issn: 2319-6491 Volume 3, Issue 11 (June 2014) PP: 1-7 Design of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low Power
More informationON THE VALIDITY OF THE NOISE MODEL OF QUANTIZATION FOR THE FREQUENCY-DOMAIN AMPLITUDE ESTIMATION OF LOW-LEVEL SINE WAVES
Metrol. Meas. Syst., Vol. XXII (215), No. 1, pp. 89 1. METROLOGY AND MEASUREMENT SYSTEMS Index 3393, ISSN 86-8229 www.metrology.pg.gda.pl ON THE VALIDITY OF THE NOISE MODEL OF QUANTIZATION FOR THE FREQUENCY-DOMAIN
More informationA Novel Architecture For An Energy Efficient And High Speed Sar Adc
A Novel Architecture For An Energy Efficient And High Speed Sar Adc Ms.Vishnupriya Iv 1, Ms. Prathibha Varghese 2 1 (Electronics And Communication dept. Sree Narayana Gurukulam College of Engineering,
More informationLow Cost 10-Bit Monolithic D/A Converter AD561
a FEATURES Complete Current Output Converter High Stability Buried Zener Reference Laser Trimmed to High Accuracy (1/4 LSB Max Error, AD561K, T) Trimmed Output Application Resistors for 0 V to +10 V, 5
More informationThe Design and Characterization of an 8-bit ADC for 250 o C Operation
The Design and Characterization of an 8-bit ADC for 25 o C Operation By Lynn Reed, John Hoenig and Vema Reddy Tekmos, Inc. 791 E. Riverside Drive, Bldg. 2, Suite 15, Austin, TX 78744 Abstract Many high
More informationTesting A/D Converters A Practical Approach
Testing A/D Converters A Practical Approach Mixed Signal The seminar entitled Testing Analog-to-Digital Converters A Practical Approach is a one-day information intensive course, designed to address the
More informationDecreasing the Sensitivity of ADC Test Parameters by Means of Wobbling
JOURNAL OF ELECTRONIC TESTING: Theory and Applications 15, 23 29 (1999) c 1999 Kluwer Academic Publishers. Manufactured in The Netherlands. Decreasing the Sensitivity of ADC Test Parameters by Means of
More informationOBSOLETE. Low Cost Quad Voltage Controlled Amplifier SSM2164 REV. 0
a FEATURES Four High Performance VCAs in a Single Package.2% THD No External Trimming 12 db Gain Range.7 db Gain Matching (Unity Gain) Class A or AB Operation APPLICATIONS Remote, Automatic, or Computer
More informationApplied Electronics II
Applied Electronics II Chapter 3: Operational Amplifier Part 1- Op Amp Basics School of Electrical and Computer Engineering Addis Ababa Institute of Technology Addis Ababa University Daniel D./Getachew
More informationAn 8-bit Analog-to-Digital Converter based on the Voltage-Dependent Switching Probability of a Magnetic Tunnel Junction
An 8-bit Analog-to-Digital Converter based on the Voltage-Dependent Switching Probability of a Magnetic Tunnel Junction Won Ho Choi*, Yang Lv*, Hoonki Kim, Jian-Ping Wang, and Chris H. Kim *equal contribution
More informationAn 11 Bit Sub- Ranging SAR ADC with Input Signal Range of Twice Supply Voltage
D. Aksin, M.A. Al- Shyoukh, F. Maloberti: "An 11 Bit Sub-Ranging SAR ADC with Input Signal Range of Twice Supply Voltage"; IEEE International Symposium on Circuits and Systems, ISCAS 2007, New Orleans,
More informationUser-friendly Matlab tool for easy ADC testing
User-friendly Matlab tool for easy ADC testing Tamás Virosztek, István Kollár Budapest University of Technology and Economics, Department of Measurement and Information Systems Budapest, Hungary, H-1521,
More informationTUTORIAL 283 INL/DNL Measurements for High-Speed Analog-to- Digital Converters (ADCs)
Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 283 Maxim > Design Support > Technical Documents > Tutorials > High-Speed Signal Processing > APP
More informationLow distortion signal generator based on direct digital synthesis for ADC characterization
ACTA IMEKO July 2012, Volume 1, Number 1, 59 64 www.imeko.org Low distortion signal generator based on direct digital synthesis for ADC characterization Walter F. Adad, Ricardo J. Iuzzolino Instituto Nacional
More informationLARGE SCALE ERROR REDUCTION IN DITHERED ADC
LARGE SCALE ERROR REDCTION IN DITHERED ADC J. Holub, O. Aumala 2 Czech Technical niversity, Prague, Czech Republic 2 Tampere niversity of Technology, Tampere, Finland Abstract: The combination of dithering
More informationA 1.5-V 14-Bit 100-MS/s Self-Calibrated DAC
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, DECEMBER 2003 2051 A 1.5-V 14-Bit 100-MS/s Self-Calibrated DAC Yonghua Cong, Student Member, IEEE, and Randall L. Geiger, Fellow, IEEE Abstract Large-area
More informationPART* MAX5354EUA MAX5354EPA TOP VIEW OUT. SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corp.
19-1167; Rev 1; 2/97 1-Bit Voltage-Output DACs General Description The combine a low-power, voltageoutput, 1-bit digital-to-analog converter (DAC) and a precision output amplifier in an 8-pin µmax or DIP
More informationDeep-Submicron CMOS Design Methodology for High-Performance Low- Power Analog-to-Digital Converters
Deep-Submicron CMOS Design Methodology for High-Performance Low- Power Analog-to-Digital Converters Abstract In this paper, we present a complete design methodology for high-performance low-power Analog-to-Digital
More informationDirect calculation of metal oxide semiconductor field effect transistor high frequency noise parameters
Direct calculation of metal oxide semiconductor field effect transistor high frequency noise parameters C. H. Chen and M. J. Deen a) Engineering Science, Simon Fraser University, Burnaby, British Columbia
More informationA 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS
A 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS Shruti Gatade 1, M. Nagabhushan 2, Manjunath.R 3 1,3 Student, Department of ECE, M S Ramaiah Institute of Technology, Bangalore (India) 2 Assistant
More information