Flash Analog-to-Digital Converter Using Resonant-Tunneling Multiple-valued Circuits
|
|
- Geraldine Wilkinson
- 5 years ago
- Views:
Transcription
1 Flash Analog-to-Digital Converter Using Resonant-Tunneling Multiple-valued Circuits Takao Waho, Kazufumi Hattori, and Yuuji Takamatsu Department of Electrical and Electronics Engineering Sophia University 7-1 Kioicho, Chiyoda-ku, Tokyo , Japan Abstract We have proposed a flash analog-to-digital converter (ADC) that uses resonant-tunneling complex gates not only as ternary quantizers but also as ternary-to-binary encoder circuits. The ternary quantizers, consisting of monostable-to-multistable transition logic (MML) circuits, convert the analog input signal into the ternary thermometer code. This code is then converted into the binary Gray-code output by a multiple-valued, multiple-input monostable-to-bistable transition logic element (M2-MOBILE). By assuming InP-based resonant-tunneling diodes and heterojunction field-effect transistors, we have carried out SPICE simulation that demonstrates ultrahigh-speed ADC operation at a clock frequency of 5 GHz. Compact circuit conjiguration, which is due to the combination of MML and M2-MOBILE, reduces the device count and power dissipation by a factor of two compared with previous RTD-based ADCs. 1. Introduction Analog-to-digital converters (ADCs) with sampling frequencies over a few GHz have been required in the field of ultrahigh-speed instrumentation. Recently, they are also expected to play a crucial role in future wireless communications, particularly in realizing next-generation software-defined radio with a digital RFAF architecture [ 11. There have been several attempts to fabricate ultrahigh-speed ADCs by using SiGe [2] or InP [3] heterojunction bipolar transistors. As an altemative approach, we have proposed the use of InP-based resonant-tunneling diodes (RTDs) [4], which are known as the fastest semiconductor devices among others [5]. We have developed monostable-to-multistable transition logic (MML) circuits using RTDs [6] [7], and applied them to such ultrahigh-speed ADCs. The negative differential resistance of RTDs reduces the circuit complexity. RTD-based flash ADCs with sampling frequencies more than 5 GHz have been demonstrated by simulations and experiments [8] [9]. ADCs mentioned above, however, used RTDs only to quantize the input signal. For encoding from the quantizer output to the binary code, we used conventional source-coupled FET logic (SCFL) circuits, which required a relatively large number of transistors and consumed a considerable amount of power. In this paper, we propose an ADC that employs RTD-based complex gates not only as quantizers but also as encoder circuits. To convert multiple-valued thermometer code, the output of the quantizer, into the binary Gray code, we develop a new scheme consisting of temary-signal subtraction. This is obtained by combining the MML quantizer with another RTD-based circuit, or a monostable-to-bistable transition logic element (MOBILE) [lo]. In particular, we have developed a new operation mode of the MOBILE gate, i. e., the multiple-valued multiple-input mode. We call gate M2-MOBILE. Consisting of MML and M2-MOBILE, the complex gate is proved to be suitable to obtain a compact flash ADC. The structure of this paper is as follows. First, we explain the background and basic idea behind the new encoding scheme. Next, circuit configuration and operation principle of M2-MOBILE are presented. Then, a 4-bit ADC using the complex gates is described. Finally, SPICE simulation results that show a possible 4-bit 5-GS/s flash ADC with a reduced device count and power dissipation are presented. 2. Background and basic idea The ADC operation comprises quantization and /01 $ IEEE 94
2 encoding. In this section, we explain the basic idea behind the new scheme for encoding, that is, how to convert the multiple-valued output of MML quantizers into the binary Gray-code output. The fastest analog-to-digital converter is the flash ADC. The number of comparators in flash ADCs, however, increases exponentially (2-1) as the bit resolution n Increases. This means that the chip area and power dissipation also increase exponentially. To solve this problem, we previously proposed to introduce multiple-valued circuits between the analog input and the binary output, which makes a flash ADC quite compact [4]. Figure 1 shows such an ADC with ternary quantizers followed by a ternary-to-binary encoder. MSB stands for the most significant bit, while LSB is the least significant bit. Figure 2 shows typical transfer characteristics of an ADC, the output of which is called the Gray code, where 0 and 1 repeat periodically as the analog input increases. Although we were able to reduce the number of comparators, the encoder circuit remained unchanged and dissipated more power than comparators in the previous ADC design [4]. This IS because conventional source-coupled FET logic (SCFL) circuits were used in the encoder. Therefore, a challenge is to reduce encoder circuit complexrtty. The encodmg scheme we previously usedl is shown in Fig. 3. This is OF the MS-B-2 bit in Fig. 2. First, two ternary input signals are obtained by two temay quanheers. They are then converted into two binary si finally by tahng OR of these signals we obtaln the 0- I-@- 1-0) MSB-2 QLLQXI~ To do this, we used conventional SCFL threshold detectors with the wired-or function, which made the circuit configuration rather complicated Figure 4 shows the new encoding scheme we have proposed in this paper. We subtract one ternary signal from the other to obtain the MSB-2 output at one time. We are able to do this by a complex gate, which consists of MML ternary quantizers and an M2-MOBILE gate. 3. Multiple-valued multiple-input MOBILE gate (M~-MOBILE) Ternary - Ternaryto-Binary Encoder MSB MSB-1 Quantizer Figure 1. Flash ADC with ternary quantizers Analog Input Figure 2. Quantization and encoding I L Ternaly-to-Binary Conversion OR Operation Figure 3. Conventional encoder -5 % l--lg Subtraction _ni-l Figure 4. Present encoder CLK? We will explain the circuit configuration of M2-MOBILE and its operation used for implementing the new encoding scheme shown in Fig. 4. * Figure 5. M2-MOBILE gate 95
3 " (a) 'bl "b2 XIN A XI -x2 Figure 6. Transfer characteristics (b) Figure 7. M2-MOBILE Operation pv,,, 1-1 v,, CXIN< Val v,, <XIN< v,, v,, tx,< v,, v,, cx,< v, I Vb24XINsVsZ v@cx/n5 v, i 1. H 1 Figure 8. Extended M2-MOBILE To obtain the subtraction of two ternary signals, we used the MOBLE gate consisting of two RTDs- connected in series and two heterojunction field-effect-transistors (HFETs), as shown in Fig. 5(a). Two ternary input, xi and x2, are fed from two MML ternary quantizers, whose threshold voltages are (Val, Va2) and (vbl, vb2). When the analog input voltage to the quantizers, xi,, is xi, 5 Val, Val < x,, 5 V,,, or Va2 < xi,, the ternary signal to MI, xi, is "2", "l", or "O", respectively, as shown in Fig. 6. Similarly, x, is "2", "l", or "0," when xi, is xi, 2 vb1, vb1 < xi, 5 vbz, or vb2 < xi,,, respectively. The differences between Val and vbl and between Va2 and vb2 can be controlled by the method described in the next section. These threshold voltages are designed so that they occur alternatively. In other words, vbl < Val < vb, < Va2. As described below, the gate operates as a subtracter, and the output, xi - x2, is "high" when vb1 < xi, 2 Val or vb, < xi, 5 va2, and it is "low" otherwise. Since this MOBILE gate operates in the multiple-valued multiple-input mode, we call it M2-MOBILE. Now the operation principle of M*-MOBILE is described. The basic idea of the gate operation is the same as the usual MOBILE and MML logic. When two RTDs are connected in series and the applied voltage across the terminals VcLK increases, the RTD having a smaller peak current switches earlier than the other. During the switch, the RTD state changes from the peak-current branch of lower resistance to the valley-current branch of higher resistance. If the pulse height of the clock signal, VCLK, is designed such that only one RTD switches when VcLK is high, then the output is "high" when the RTD "b" switches, and it is "low" when the RTD "a" switches. For the circuit shown in Fig. 5, if the RTD current mentioned above is replaced with the sum of the RTD current and the HFET drain current, the same criteria holds in determining which RTD switches, or whether the output is "high" or "low." The operation will be explained in detail by using Fig, 7. Two planes denoted as "a + M," and "b + M2" show the sum of RTD and HFET currents, and the cross -section corresponds to the border between the high and low outputs. For example, if xi = " 1 " and x2 = "0", the peak current of "b + M2" is smaller than that of "a + M,," and RTD "b" switches when VcLK is high. This results in the "high" output, which corresponds to the subtraction: xi- x2= "1" - "0" = " 1 ". The subtraction for two ternary variables explained above can be extended to that for four variables. This is obtained by adding two HFETs, as described in Fig. 8. In this case, the thresholds are determined such that VbI < Val < vdl < v,, < vb2 < va, < vd2 < v,~. This is designed by setting the controlled voltages in the quantizers, which will be mentioned in the next section. By considering Kirchhoffs current law, we can analyze the transfer characteristics of the gate by substituting a + MI and b + M2 96
4 in Fig. 7 with a + M, + M3 and b + M2 + M4, respectively. Thus the output is high when V,, < x,, < V,, or V,, < x,, < V,,, and it is low otherwise, where i = 1, 2. In this way, we can obtain RTD-based compact encoding circuits, the output of which consists of the signal. 4.4-bit ADC with MML/M2-MOBILE gates (a) C... (b) I MSB Now we will explain a 4-bit flash ADC using MML/M2-MOBILE complex gates. The output waveforms for the 4-bit ADC, MSB, MSB-I, LSB+I, and LSB, are shown in Fig. 9. M2-MOBILE is applied to LSB and LSB+I, while a modified one is used for MSB-1, which will be described shortly. We used a simple inverter for MSB. Figure 10(a) shows an MML ternary quantizer that has an additional HFET with the control voltage V, to vary threshold voltages. As shown in Fig. lo(b), two threshold voltages, V, and V,, decreases as V, increases, because of the linear summation of the drain current flowing into the two HFETs. We represent this quantizer with a symbol shown in Fig. lo(c). For LSB+1, an MML/M2-MOBILE gate shown in Fig. 11 was used. Two buffers were emitter followers consisting of HFETs, and were used as level shifters. The control voltage V, was smaller than Vt so that the two threshold voltages in c were larger than the corresponding ones in d. This should results in the output waveform as expected for the LSB+l. For LSB, we used an MML/M2-MOBILE complex gate as shown in Fig. 12. This consists of four MML ternary quantizers shown in Fig. 10 followed by buffers and an M2-MOBILE subtraction gate shown in Fig. 8. Four controlling voltages were designed such that V: < V,h < V, < V!. TO obtain the output waveforms shown in Fig. 9, these voltages also satisfied the following conditions: V: < V, < V,h, and V, < Vp < V!. xin b (e - d + (g - h) Figure 9. Threshold design for 4-bit ADC Figure 10. MML ternary quantizer with variable thresholds xin I VCLK Figure 11. LSB+l v,h Figure 12. LSB Figure 13. MSB-1 97
5 (a) Q) c c 0 g -0.2 L c I Control Voltage, Vc (V) Figure 14. Threshold control Quantizer... LSB + 1 I Time [ps] Figure 15. MMUM2-MOBILE complex gate (Simulation) (a) (a) 0.6 L-._ WE o c : Input Voltage [VI Figure 16. LSB+I (simulation) Input Voltage [VI Figure 17. LSB (simulation) For MSB-1, we used the complex gate similar to that for LSB+l, as shown in Fig. 13. To obtain the output waveforms shown in Fig. 9, the control voltage Vt was designed to satisfy the following condition: V,h < V t < Vt. It should be noted that we obtained for the node A and for the node B. We arranged the gate widths of HFETs, as shown in Fig. 13. By this arrangement, we were able to amplify the 1 signal at B to be comparable to the 2 signal at A, and obtained the low - high - low output waveform for MSB-1 by the subtraction. 5. Simulation results Now SPICE simulation results will be described for the present 4-bit flash ADC. We assumed InP-based RTD and 0.15-pm HFET technology [8]. The peak current density of the RTD was 2 x IO5 A/cm2 and the peak-to-valley current ratio was 10. The HFET unity-current-gain cutoff frequency fr and the maximum oscillation frequencyfmm are 120 GHz and 200 GHz, respectively. Figure 14 shows threshold voltages of the MML temary quantizer shown in Fig. 10 as a function of the control voltage. As explained in the previous chapter, the threshold voltages decrease as the control voltage increases. This figure shows we can actually design 15 threshold voltages that are necessary to obtain 4-bit resolution. In the present circuit, both MML quantizers and M2-MOBILE subtraction circuits need clocked supply voltages. In this simulation the clock for the quantizer, I$,, increased with the rise time of 100 ps, as shown in Fig. 15(a). The quantizer output started increasing immediately after the clock rose, and the three levels evolved depending on the input voltage (Fig. 15(b)). After the clock for the quantizer was settled, that for the M2-MOBILE, q2, started increasing with the same rise time. The M2-MOBILE output increased and eventually resulted in one of the two levels as reached the stable state. Total time for conversion was 200 ps. Therefore, we can operate this ADC at a frequency of 5 GHz. It should be noted that we can as the two-phase clock in a pipeline structure. Then we might obtain sampling frequencies as high as 10 GHz. Figure 16 shows simulated transfer characteristics for LSB+l. Plotted values were sampled at 20 ps after the clocks stopped rising. Note that the quantizer outputs shown in Fig. 16(a) agree well with c and d in Fig. 9(a). Furthermore, the output shown in Fig. 16(b) corresponds to c-d in Fig. 9(b). Figure 17 shows the output waveforms for LSB. The quantizer outputs shown in Fig. 17(a) agree well with e, f, g, and h in Fig. 9(a), while the output waveform in Fig. 17(b) is compared to (e (g - h) in Fig. 9(b). All these plots show that the present ADC operates successfully. 98
6 6. Discussion Table 1 compares device counts in present ADC with those in a previous one. Although the numbers for the quantizers are the same, those for the encoder are much reduced by introducing RTDs into the encoder circuits. This reduces the number of current path from 36 to 25. Our preliminary study on power dissipation reveals that it has been reduced by a factor of two compared with the previous RTD-based ADC. This is mainly attributed to the reduction in the number of SCFL current paths from 28 to 13, where the static power dissipation dominates. Estimated power dissipation for the present 4-bit ADC was 0.3 W, which is considerably lower than 0.5 W obtained by using SiGe bipolar technology [2]. 7. Conclusion We proposed an ultrahigh-speed ADC that uses the RTD-based MML and M2-MOBILE complex gate. By subtracting ternary signals, the gate converts the analog input signal into the binary Gray-code output, where high and low levels are repeated periodically. Using InP-based device models, we carried out SPICE simulation that demonstrated a possible 4-bit flash ADC with an operation frequency more than 5 GHz. The device counts and power dissipation were reduced by a factor of two as compared to RTD-based ADCs demonstrated previously. Table 1. Device Counts (4-bit ADCs) I Present I Conventional I I Quantizer 1 30RTDs I 30 I I 24 HFETs I 24 Encoder I 8RTDs I 0 I Total 17 HFETs RTDs 30 I41 HFETs 1 77 Current 1 12 (RTD) 1 8 I Path I 13(HFET) 1 28 References [I] J. Mitola 111, Software Radio Architecture: Object-Oriented Approaches to Wireless Systems Engineering, p. 289, John Wiley & Sons, New York, [2] Xiao, P., et al., A 4b 8GSampleh AD Converter in SiGe Bipolar Technology, ISSCC Digest of Technical Papers, pp , February [3] G. Raghavan, M. Sokolich, and W. E. Stanchina, Indium phosphide ICs unleash the high-frequency spectrum, IEEE Spectrum, pp , October [4] T. Waho and M. Yamamoto, Application of resonant-tunneling quaternary quantizer to ultrahigh-speed A/D converter, Proc. 27th IEEE International Symposium on Multiple-valued Logic, pp , May [5] N. Shimizu, T. Nagatsuma, T. Waho, M. Shinagawa, M. Yaita and M. Yamamoto, InGaAs/AlAs resonant tunneling diodes with switching time of 1.5 ps, Electron. Lett., vol. 3 1, no. 19, pp , [6] T. Waho, Resonant tunneling transistor and its application to multiple-valued logic circuits, Proc. 25th Int. Symp. Multiple-Valued Logic, pp , [7] T. Waho, K. J. Chen and M. Yamamoto, Resonant-Tunneling Diode and HEMT Logic Circuits with Multiple Thresholds and Multi-Level Output, IEEE J. Solid-state Circuits, Vol. 33, No. 2, pp , February [SI T. Waho, T. Itoh, K. Maezawa, and M. Yamamoto, Multi-GHz AID converter using resonant-tunneling multiple-valued logic circuits, ISSCC Digest of Technical Papers, pp , February T. Itoh, T. Waho, J. Osaka, H. Yokoyama, and M. Yamamoto, Ultrafast analog-to-digital converter using resonant-tunneling ternary quantizers, Digest of IEEE MTT-S Int. Microwave Symp., Baltimore MD, June 1998, pp [IO] K. Maezawa and T. Mizutani, A new resonant-tunneling logic gate employing monostable-bistable transition, Jpn J. Appl. Phys. Pt. 2, vol. 32, no. IA-B, pp. L42 - L44, January
Functional Integration of Parallel Counters Based on Quantum-Effect Devices
Proceedings of the th IMACS World Congress (ol. ), Berlin, August 997, Special Session on Computer Arithmetic, pp. 7-78 Functional Integration of Parallel Counters Based on Quantum-Effect Devices Christian
More informationFig 1: The symbol for a comparator
INTRODUCTION A comparator is a device that compares two voltages or currents and switches its output to indicate which is larger. They are commonly used in devices such as They are commonly used in devices
More informationAnalog-to-Digital Converters using not Multi-Level but Multi-Bit Feedback Paths
217 IEEE 47th International Symposium on Multiple-Valued Logic Analog-to-Digital Converters using not Multi-Level but Multi-Bit Feedback Paths Takao Waho Department of Information and Communication Sciences
More informationTitle. Author(s)Uemura, T.; Baba, T. CitationIEEE Transactions on Electron Devices, 49(8): Issue Date Doc URL. Rights.
Title A three-valued D-flip-flop and shift register using Author(s)Uemura, T.; Baba, T. CitationIEEE Transactions on Electron Devices, 49(8): 1336-1 Issue Date 2002-08 Doc URL http://hdl.handle.net/2115/5577
More informationA 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS
A 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS Shruti Gatade 1, M. Nagabhushan 2, Manjunath.R 3 1,3 Student, Department of ECE, M S Ramaiah Institute of Technology, Bangalore (India) 2 Assistant
More informationA High Speed Encoder for a 5GS/s 5 Bit Flash ADC
A High Speed Encoder for a 5GS/s 5 Bit Flash ADC George Tom Varghese and K. K. Mahapatra Department of Electronics and Communication Engineering, National Institute of Technology, Rourkela, India E-mail:
More informationA 16-GHz Ultra-High-Speed Si SiGe HBT Comparator
1584 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 9, SEPTEMBER 2003 A 16-GHz Ultra-High-Speed Si SiGe HBT Comparator Jonathan C. Jensen, Student Member, IEEE, and Lawrence E. Larson, Fellow, IEEE
More informationCmos Full Adder and Multiplexer Based Encoder for Low Resolution Flash Adc
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 2, Ver. II (Mar.-Apr. 2017), PP 20-27 www.iosrjournals.org Cmos Full Adder and
More informationHigh Speed Flash Analog to Digital Converters
ECE 551, Analog Integrated Circuit Design, High Speed Flash ADCs, Dec 2005 1 High Speed Flash Analog to Digital Converters Alireza Mahmoodi Abstract Flash analog-to-digital converters, also known as parallel
More informationTHE TREND toward implementing systems with low
724 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 30, NO. 7, JULY 1995 Design of a 100-MHz 10-mW 3-V Sample-and-Hold Amplifier in Digital Bipolar Technology Behzad Razavi, Member, IEEE Abstract This paper
More informationENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits
ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits In this lab, we will be looking at ac signals with MOSFET circuits and digital electronics. The experiments will be performed
More informationA Novel ROM Architecture for Reducing Bubble and Metastability Errors in High Speed Flash ADCs
1 A Novel ROM Architecture for Reducing Bubble and Metastability Errors in High Speed Flash ADCs Mustafijur Rahman, Member, IEEE, K. L. Baishnab, F. A. Talukdar, Member, IEEE Dept. of Electronics & Communication
More informationA-D and D-A Converters
Chapter 5 A-D and D-A Converters (No mathematical derivations) 04 Hours 08 Marks When digital devices are to be interfaced with analog devices (or vice a versa), Digital to Analog converter and Analog
More informationA 10 Bit Low Power Current Steering Digital to Analog Converter Using 45 nm CMOS and GDI Logic
ISSN 2278 0211 (Online) A 10 Bit Low Power Current Steering Digital to Analog Converter Using 45 nm CMOS and GDI Logic Mehul P. Patel M. E. Student (Electronics & communication Engineering) C.U.Shah College
More informationRESONANT tunnelling diodes (RTDs) are very fast nonlinear
606 IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 5, NO. 5, SEPTEMBER 2006 Increased Logic Functionality of Clocked Series-Connected RTDS María J. Avedillo, José M. Quintana, and Héctor Pettenghi Roldán Abstract
More informationDesign Of A Comparator For Pipelined A/D Converter
Design Of A Comparator For Pipelined A/D Converter Ms. Supriya Ganvir, Mr. Sheetesh Sad ABSTRACT`- This project reveals the design of a comparator for pipeline ADC. These comparator is designed using preamplifier
More informationCHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC
94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster
More informationDESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY
DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY Neha Bakawale Departmentof Electronics & Instrumentation Engineering, Shri G. S. Institute of
More informationMMA RECEIVERS: HFET AMPLIFIERS
MMA Project Book, Chapter 5 Section 4 MMA RECEIVERS: HFET AMPLIFIERS Marian Pospieszalski Ed Wollack John Webber Last revised 1999-04-09 Revision History: 1998-09-28: Added chapter number to section numbers.
More information1 Signals and systems, A. V. Oppenhaim, A. S. Willsky, Prentice Hall, 2 nd edition, FUNDAMENTALS. Electrical Engineering. 2.
1 Signals and systems, A. V. Oppenhaim, A. S. Willsky, Prentice Hall, 2 nd edition, 1996. FUNDAMENTALS Electrical Engineering 2.Processing - Analog data An analog signal is a signal that varies continuously.
More informationTHE USE of multibit quantizers in oversampling analogto-digital
966 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 12, DECEMBER 2010 A New DAC Mismatch Shaping Technique for Sigma Delta Modulators Mohamed Aboudina, Member, IEEE, and Behzad
More informationCharacteristics of InP HEMT Harmonic Optoelectronic Mixers and Their Application to 60GHz Radio-on-Fiber Systems
. TU6D-1 Characteristics of Harmonic Optoelectronic Mixers and Their Application to 6GHz Radio-on-Fiber Systems Chang-Soon Choi 1, Hyo-Soon Kang 1, Dae-Hyun Kim 2, Kwang-Seok Seo 2 and Woo-Young Choi 1
More informationAS THE semiconductor process is scaled down, the thickness
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 7, JULY 2005 361 A New Schmitt Trigger Circuit in a 0.13-m 1/2.5-V CMOS Process to Receive 3.3-V Input Signals Shih-Lun Chen,
More informationDESIGN OF A 4-BiT PMOS PARALLEL COMPARATOR AID CONVERTER. Amel Gaddo 5th year Microelectronic Engineering Student Rochester Institute of TechnologY
DESIGN OF A 4-BiT PMOS PARALLEL COMPARATOR AID CONVERTER Amel Gaddo 5th year Microelectronic Engineering Student Rochester Institute of TechnologY ABSTRACT INTRODUCTION This project dealt with the design
More informationBINARY AMPLITUDE SHIFT KEYING
BINARY AMPLITUDE SHIFT KEYING AIM: To set up a circuit to generate Binary Amplitude Shift keying and to plot the output waveforms. COMPONENTS AND EQUIPMENTS REQUIRED: IC CD4016, IC 7474, Resistors, Zener
More informationAnother way to implement a folding ADC
Another way to implement a folding ADC J. Van Valburg and R. van de Plassche, An 8-b 650 MHz Folding ADC, IEEE JSSC, vol 27, #12, pp. 1662-6, Dec 1992 Coupled Differential Pair J. Van Valburg and R. van
More informationLow Power Design of Successive Approximation Registers
Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design
More informationISSN (PRINT): , (ONLINE): , VOLUME-3, ISSUE-8,
DESIGN OF SEQUENTIAL CIRCUITS USING MULTI-VALUED LOGIC BASED ON QDGFET Chetan T. Bulbule 1, S. S. Narkhede 2 Department of E&TC PICT Pune India chetanbulbule7@gmail.com 1, ssn_pict@yahoo.com 2 Abstract
More informationFig. 2. Schematic of the THA. M1 M2 M3 M4 Vbias Vdd. Fig. 1. Simple 3-Bit Flash ADC. Table1. THA Design Values ( with 0.
A 2-GSPS 4-Bit Flash A/D Converter Using Multiple Track/Hold Amplifiers By Dr. Mahmoud Fawzy Wagdy, Professor And Chun-Shou (Charlie) Huang, MSEE Department of Electrical Engineering, California State
More informationAnalog I/O. ECE 153B Sensor & Peripheral Interface Design Winter 2016
Analog I/O ECE 153B Sensor & Peripheral Interface Design Introduction Anytime we need to monitor or control analog signals with a digital system, we require analogto-digital (ADC) and digital-to-analog
More informationA 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.6, NO.4, DECEMBER, 2006 281 A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration Tae-Geun Yu, Seong-Ik Cho, and Hang-Geun Jeong
More information4.1.2 InAs nanowire circuits fabricated by field-assisted selfassembly on a host substrate
22 Annual Report 2010 - Solid-State Electronics Department 4.1.2 InAs nanowire circuits fabricated by field-assisted selfassembly on a host substrate Student Scientist in collaboration with R. Richter
More informationTIQ Based Analog to Digital Converters and Power Reduction Principles
JOINT ADVANCED STUDENT SCHOOL 2011, MOSCOW TIQ Based Analog to Digital Converters and Power eduction Principles Final eport by Vahe Arakelyan 2nd year Master Student Synopsys Armenia Educational Department,
More informationDESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS
DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS Aman Chaudhary, Md. Imtiyaz Chowdhary, Rajib Kar Department of Electronics and Communication Engg. National Institute of Technology,
More informationDesign of 1.8V, 72MS/s 12 Bit Pipeline ADC in 0.18µm Technology
Design of 1.8V, 72MS/s 12 Bit Pipeline ADC in 0.18µm Technology Ravi Kumar 1, Seema Kanathe 2 ¹PG Scholar, Department of Electronics and Communication, Suresh GyanVihar University, Jaipur, India ²Assistant
More informationECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique
ECE1352 Term Paper Low Voltage Phase-Locked Loop Design Technique Name: Eric Hu Student Number: 982123400 Date: Nov. 14, 2002 Table of Contents Abstract pg. 04 Chapter 1 Introduction.. pg. 04 Chapter 2
More informationReading. Lecture 17: MOS transistors digital. Context. Digital techniques:
Reading Lecture 17: MOS transistors digital Today we are going to look at the analog characteristics of simple digital devices, 5. 5.4 And following the midterm, we will cover PN diodes again in forward
More informationEffect of Current Feedback Operational Amplifiers using BJT and CMOS
Effect of Current Feedback Operational Amplifiers using BJT and CMOS 1 Ravi Khemchandani ; 2 Ashish Nipane Singh & 3 Hitesh Khanna Research Scholar in Dronacharya College of Engineering Gurgaon Abstract
More informationIndex terms: Analog to digital converter, Flash ADC, Pseudo NMOS logic, Pseudo Dynamic CMOS logic multi threshold voltage CMOS inverters.
Low Power CMOS Flash ADC C Mohan, T Ravisekhar Abstract The present investigation proposes an efficient low power encoding scheme intended for a flash analog to digital converter. The designing of a thermometer
More informationSimulation of High Performance Pipelined ADC Based on Optical Component Using VHDL
Simulation of High Performance Pipelined ADC Based on Optical Component Using VHDL Kavita chourasia, Abhishek Choubey, Sudhir kumar Abstract This thesis explores the high performance ADC based on optical
More informationTHE power/ground line noise due to the parasitic inductance
260 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 2, FEBRUARY 1998 Noise Suppression Scheme for Gigabit-Scale and Gigabyte/s Data-Rate LSI s Daisaburo Takashima, Yukihito Oowaki, Shigeyoshi Watanabe,
More informationSemiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore
Semiconductor Memory: DRAM and SRAM Outline Introduction Random Access Memory (RAM) DRAM SRAM Non-volatile memory UV EPROM EEPROM Flash memory SONOS memory QD memory Introduction Slow memories Magnetic
More informationElectronics A/D and D/A converters
Electronics A/D and D/A converters Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED December 1, 2014 1 / 26 Introduction The world is analog, signal processing nowadays is
More informationChapter 3 DESIGN OF ADIABATIC CIRCUIT. 3.1 Introduction
Chapter 3 DESIGN OF ADIABATIC CIRCUIT 3.1 Introduction The details of the initial experimental work carried out to understand the energy recovery adiabatic principle are presented in this section. This
More informationFind Those Elusive ADC Sparkle Codes and Metastable States. by Walt Kester
TUTORIAL Find Those Elusive ADC Sparkle Codes and Metastable States INTRODUCTION by Walt Kester A major concern in the design of digital communications systems is the bit error rate (BER). The effect of
More informationChapter 2 Signal Conditioning, Propagation, and Conversion
09/0 PHY 4330 Instrumentation I Chapter Signal Conditioning, Propagation, and Conversion. Amplification (Review of Op-amps) Reference: D. A. Bell, Operational Amplifiers Applications, Troubleshooting,
More informationCMOS Digital Integrated Circuits Analysis and Design
CMOS Digital Integrated Circuits Analysis and Design Chapter 8 Sequential MOS Logic Circuits 1 Introduction Combinational logic circuit Lack the capability of storing any previous events Non-regenerative
More informationIntroductory Electronics for Scientists and Engineers
Introductory Electronics for Scientists and Engineers Second Edition ROBERT E. SIMPSON University of New Hampshire Allyn and Bacon, Inc. Boston London Sydney Toronto Contents Preface xiü 1 Direct Current
More informationIMPLEMENTING THE 10-BIT, 50MS/SEC PIPELINED ADC
98 CHAPTER 5 IMPLEMENTING THE 0-BIT, 50MS/SEC PIPELINED ADC 99 5.0 INTRODUCTION This chapter is devoted to describe the implementation of a 0-bit, 50MS/sec pipelined ADC with different stage resolutions
More informationOptimizing the Stage Resolution of a 10-Bit, 50 Ms/Sec Pipelined A/D Converter & Its Impact on Speed, Power, Area, and Linearity
Circuits and Systems, 202, 3, 66-75 http://dx.doi.org/0.4236/cs.202.32022 Published Online April 202 (http://www.scirp.org/journal/cs) Optimizing the Stage Resolution of a 0-Bit, 50 Ms/Sec Pipelined A/D
More informationA NEW APPROACH TO DESIGN LOW POWER CMOS FLASH A/D CONVERTER
A NEW APPROACH TO DESIGN LOW POWER CMOS FLASH A/D CONVERTER C Mohan¹ and T Ravisekhar 2 ¹M. Tech (VLSI) Student, Sree Vidyanikethan Engineering College (Autonomous), Tirupati, India 2 Assistant Professor,
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationA 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California
A 4 GSample/s 8-bit ADC in 0.35 µm CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California 1 Outline Background Chip Architecture
More informationEE247 Lecture 20. Comparator architecture examples Flash ADC sources of error Sparkle code Meta-stability
EE247 Lecture 2 ADC Converters ADC architectures (continued) Comparator architectures Latched comparators Latched comparators incorporating preamplifier Sample-data comparators Offset cancellation Comparator
More informationP a g e 1. Introduction
P a g e 1 Introduction 1. Signals in digital form are more convenient than analog form for processing and control operation. 2. Real world signals originated from temperature, pressure, flow rate, force
More informationDeep-Submicron CMOS Design Methodology for High-Performance Low- Power Analog-to-Digital Converters
Deep-Submicron CMOS Design Methodology for High-Performance Low- Power Analog-to-Digital Converters Abstract In this paper, we present a complete design methodology for high-performance low-power Analog-to-Digital
More informationDESIGN OF A 500MHZ, 4-BIT LOW POWER ADC FOR UWB APPLICATION
DESIGN OF A 500MHZ, 4-BIT LOW POWER ADC FOR UWB APPLICATION SANTOSH KUMAR PATNAIK 1, DR. SWAPNA BANERJEE 2 1,2 E & ECE Department, Indian Institute of Technology, Kharagpur, Kharagpur, India Abstract-This
More informationFan in: The number of inputs of a logic gate can handle.
Subject Code: 17333 Model Answer Page 1/ 29 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model
More informationA High-Speed Three-Stage CMOS OP Amplifier with a Dynamic Switching Bias Circuit
Engineering Letters, 1:4, EL_1_4_8 A High-Speed Three-Stage CMOS OP Amplifier with a Dynamic Switching Bias Circuit Hiroo Wakaumi, Member, IAENG Abstract A high-speed three-stage CMOS OP Amp with a dynamic
More informationSUCCESSIVE approximation register (SAR) analog-todigital
426 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 62, NO. 5, MAY 2015 A Novel Hybrid Radix-/Radix-2 SAR ADC With Fast Convergence and Low Hardware Complexity Manzur Rahman, Arindam
More informationINTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec
INTEGRATED CIRCUITS 1988 Dec DAC products are designed to convert a digital code to an analog signal. Since a common source of digital signals is the data bus of a microprocessor, DAC circuits that are
More informationVLSI Implementation of a Simple Spiking Neuron Model
VLSI Implementation of a Simple Spiking Neuron Model Abdullah H. Ozcan Vamshi Chatla ECE 6332 Fall 2009 University of Virginia aho3h@virginia.edu vkc5em@virginia.edu ABSTRACT In this paper, we design a
More informationDesign of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system
Indian Journal of Engineering & Materials Sciences Vol. 17, February 2010, pp. 34-38 Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system Bhanu
More informationThe counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive
1 The counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive approximation converter. 2 3 The idea of sampling is fully covered
More informationDesign and Implementation of Low Power Dynamic Thermometer Encoder For Flash ADC
Design and Implementation of Low Power Dynamic Thermometer Encoder For Flash ADC Abstract: In the design of a low power Flash ADC, a major challenge lies in designing a high speed thermometer code to binary
More informationDesign of an Assembly Line Structure ADC
Design of an Assembly Line Structure ADC Chen Hu 1, Feng Xie 1,Ming Yin 1 1 Department of Electronic Engineering, Naval University of Engineering, Wuhan, China Abstract This paper presents a circuit design
More informationA Comparative Study of Π and Split R-Π Model for the CMOS Driver Receiver Pair for Low Energy On-Chip Interconnects
International Journal of Scientific and Research Publications, Volume 3, Issue 9, September 2013 1 A Comparative Study of Π and Split R-Π Model for the CMOS Driver Receiver Pair for Low Energy On-Chip
More informationDesign And Implementation of Pulse-Based Low Power 5-Bit Flash Adc In Time-Domain
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 13, Issue 3, Ver. I (May. - June. 2018), PP 55-60 www.iosrjournals.org Design And Implementation
More informationFully integrated CMOS transmitter design considerations
Semiconductor Technology Fully integrated CMOS transmitter design considerations Traditionally, multiple IC chips are needed to build transmitters (Tx) used in wireless communications. The difficulty with
More informationELG3336: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs)
ELG3336: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs) Digital Output Dout 111 110 101 100 011 010 001 000 ΔV, V LSB V ref 8 V FSR 4 V 8 ref 7 V 8 ref Analog Input
More informationANALOG TO DIGITAL (ADC) and DIGITAL TO ANALOG CONVERTERS (DAC)
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE422) ANALOG TO DIGITAL (ADC) and DIGITAL TO ANALOG CONVERTERS (DAC) Connecting digital circuitry to sensor devices
More informationA 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization. Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng, Haitao Guan, Jinhao Wang, Yan Ren
Joint International Mechanical, Electronic and Information Technology Conference (JIMET 2015) A 14-bit 2.5 GS/s based on Multi-Clock Synchronization Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng,
More informationOperational amplifiers
Operational amplifiers Bởi: Sy Hien Dinh INTRODUCTION Having learned the basic laws and theorems for circuit analysis, we are now ready to study an active circuit element of paramount importance: the operational
More informationA 42 fj 8-bit 1.0-GS/s folding and interpolating ADC with 1 GHz signal bandwidth
LETTER IEICE Electronics Express, Vol.11, No.2, 1 9 A 42 fj 8-bit 1.0-GS/s folding and interpolating ADC with 1 GHz signal bandwidth Mingshuo Wang a), Fan Ye, Wei Li, and Junyan Ren b) State Key Laboratory
More informationSelf-oscillation and period adding from a resonant tunnelling diode laser diode circuit
Page 1 of 10 Self-oscillation and period adding from a resonant tunnelling diode laser diode circuit J. M. L. Figueiredo, B. Romeira, T. J. Slight, L. Wang, E. Wasige and C. N. Ironside A hybrid optoelectronic
More informationUniversal Generator of Ultra-Wideband Pulses
74 P. PROTIVA, J. MRKVICA, J. MACHÁČ, UNIVERSAL GENERATOR OF ULTRA-WIDEBAND PULSES Universal Generator of Ultra-Wideband Pulses Pavel PROTIVA 1, Jan MRKVICA 2, Jan MACHÁČ 1 1 Dept. of Electromagnetic Field,
More informationResonant Tunneling Device. Kalpesh Raval
Resonant Tunneling Device Kalpesh Raval Outline Diode basics History of Tunnel diode RTD Characteristics & Operation Tunneling Requirements Various Heterostructures Fabrication Technique Challenges Application
More informationISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.4
ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.4 26.4 40Gb/s CMOS Distributed Amplifier for Fiber-Optic Communication Systems H. Shigematsu 1, M. Sato 1, T. Hirose 1, F. Brewer 2, M. Rodwell 2 1 Fujitsu,
More informationCENG4480 Lecture 04: Analog/Digital Conversions
CENG4480 Lecture 04: Analog/Digital Conversions Bei Yu byu@cse.cuhk.edu.hk (Latest update: October 3, 2018) Fall 2018 1 / 31 Overview Preliminaries Comparator Digital to Analog Conversion (DAC) Analog
More informationL10: Analog Building Blocks (OpAmps,, A/D, D/A)
L10: Analog Building Blocks (OpAmps,, A/D, D/A) Acknowledgement: Materials in this lecture are courtesy of the following sources and are used with permission. Dave Wentzloff 1 Introduction to Operational
More informationRECENT technology trends have lead to an increase in
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 9, SEPTEMBER 2004 1581 Noise Analysis Methodology for Partially Depleted SOI Circuits Mini Nanua and David Blaauw Abstract In partially depleted silicon-on-insulator
More information4-Bit Ka Band SiGe BiCMOS Digital Step Attenuator
Progress In Electromagnetics Research C, Vol. 74, 31 40, 2017 4-Bit Ka Band SiGe BiCMOS Digital Step Attenuator Muhammad Masood Sarfraz 1, 2, Yu Liu 1, 2, *, Farman Ullah 1, 2, Minghua Wang 1, 2, Zhiqiang
More informationRights statement Post print of work supplied. Link to Publisher's website supplied in Alternative Location.
Self-oscillation and period adding from resonant tunnelling diode-laser diode circuit Figueiredo, J. M. L., Romeira, B., Slight, T. J., Wang, L., Wasige, E., & Ironside, C. (2008). Self-oscillation and
More informationCircuit For Mems Application
A Low Voltage To High Voltage Level Shifter Circuit For Mems Application The level converter is used as interface between low voltages to high voltage B.M. A low voltage to high voltage level shifter circuit
More informationDesign of Dynamic Frequency Divider using Negative Differential Resistance Circuit
Design of Dynamic Frequency Divider using Negative Differential Resistance Circuit Kwang-Jow Gan 1*, Kuan-Yu Chun 2, Wen-Kuan Yeh 3, Yaw-Hwang Chen 2, and Wein-So Wang 2 1 Department of Electrical Engineering,
More informationA Multiplexer-Based Digital Passive Linear Counter (PLINCO)
A Multiplexer-Based Digital Passive Linear Counter (PLINCO) Skyler Weaver, Benjamin Hershberg, Pavan Kumar Hanumolu, and Un-Ku Moon School of EECS, Oregon State University, 48 Kelley Engineering Center,
More informationA Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs
1 A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs Masaya Miyahara, Yusuke Asada, Daehwa Paik and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline 2 Motivation The Calibration
More informationPramoda N V Department of Electronics and Communication Engineering, MCE Hassan Karnataka India
Advanced Low Power CMOS Design to Reduce Power Consumption in CMOS Circuit for VLSI Design Pramoda N V Department of Electronics and Communication Engineering, MCE Hassan Karnataka India Abstract: Low
More informationWITH the growth of data communication in internet, high
136 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 2, FEBRUARY 2008 A 0.18-m CMOS 1.25-Gbps Automatic-Gain-Control Amplifier I.-Hsin Wang, Student Member, IEEE, and Shen-Iuan
More informationNZQA unit standard version 2 Page 1 of 6. Demonstrate and apply fundamental knowledge of digital and analogue electronics for IMC technicians
Page 1 of 6 Title Demonstrate and apply fundamental knowledge of digital and analogue electronics for IMC technicians Level 3 Credits 12 Purpose This unit standard covers an introduction to digital and
More informationFull H-band Waveguide-to-Coupled Microstrip Transition Using Dipole Antenna with Directors
IEICE Electronics Express, Vol.* No.*,*-* Full H-band Waveguide-to-Coupled Microstrip Transition Using Dipole Antenna with Directors Wonseok Choe, Jungsik Kim, and Jinho Jeong a) Department of Electronic
More informationINTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET)
INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET) International Journal of Electrical Engineering and Technology (IJEET), ISSN 0976 6545(Print), ISSN 0976 6545(Print) ISSN 0976 6553(Online)
More informationDesign of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique
Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique Juliet Abraham 1, Dr. B. Paulchamy 2 1 PG Scholar, Hindusthan institute of Technology, coimbtore-32, India 2 Professor and HOD,
More informationISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7
ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7 15.7 A 4µA-Quiescent-Current Dual-Mode Buck Converter IC for Cellular Phone Applications Jinwen Xiao, Angel Peterchev, Jianhui Zhang, Seth Sanders
More informationELG4139: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs)
ELG4139: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs) Digital Output Dout 111 110 101 100 011 010 001 000 ΔV, V LSB V ref 8 V FS 4 V 8 ref 7 V 8 ref Analog Input V
More information5G Systems and Packaging Opportunities
5G Systems and Packaging Opportunities Rick Sturdivant, Ph.D. Founder and Chief Technology Officer MPT, Inc. (www.mptcorp.com), ricksturdivant@gmail.com Abstract 5G systems are being developed to meet
More informationDesign of a Low Power Current Steering Digital to Analog Converter in CMOS
Design of a Low Power Current Steering Digital to Analog Converter in CMOS Ranjan Kumar Mahapatro M. Tech, Dept. of ECE Centurion University of Technology & Management Paralakhemundi, India Sandipan Pine
More informationPass Transistor and CMOS Logic Configuration based De- Multiplexers
Abstract: Pass Transistor and CMOS Logic Configuration based De- Multiplexers 1 K Rama Krishna, 2 Madanna, 1 PG Scholar VLSI System Design, Geethanajali College of Engineering and Technology, 2 HOD Dept
More informationA Low-Power SRAM Design Using Quiet-Bitline Architecture
A Low-Power SRAM Design Using uiet-bitline Architecture Shin-Pao Cheng Shi-Yu Huang Electrical Engineering Department National Tsing-Hua University, Taiwan Abstract This paper presents a low-power SRAM
More informationMT-025: ADC Architectures VI: Folding ADCs
MT-025: ADC Architectures VI: Folding ADCs by Walt Kester REV. 0, 02-13-06 INTRODUCTION The "folding" architecture is one of a number of possible serial or bit-per-stage architectures. Various architectures
More information