Design for Manufacture Methodology for SiP A Two Year IeMRC Supported Project
|
|
- Beryl Harrington
- 6 years ago
- Views:
Transcription
1 LANCASTER U N I V E R S I T Y Centre for Microsystems Engineering Faculty of Applied Sciences Design for Manufacture Methodology for SiP A Two Year IeMRC Supported Project Stacked Structures Side-by-Side Structures Embedded Structures
2 SiP-Design Two Year Funded Project January 2006 December 2007 Funding 200,000K : Supports RA s at Greenwich and Lancaster Additional financial support from FP6 NoE in Design for Micro & Nano manufacture (PATENT-DfMM)
3 SiP-Design : Industrial Support NXP Wafer Level SiP Producer Selex Avionics Systems Flomerics Thermal/Electrical Design Solutions Coventor SiP Design Tools and Design for Manufacture Methodology
4 Objectives Realise algorithms and associated code to generate an integral thermal map across a behavioural model of an SiP function. Realise algorithms and associated code to model and couple electromagnetic and electrostatic fields into functional devices and materials within an SiP structure. Realise a method of injecting defects and degradation into behavioural SiP models. Address the Test Issue. Demonstrate the above advances in an industrial Virtual Prototype environment.
5 Key Challenges addressed Thrmo-mechanical modelling of Assembly and interconnect Stress and electromagnetic contamination monitoring within SiP packages Embedded Test
6 Lancaster University Centre for Microsystems Engineering 4 academic staff, 5 RA s, 4 PhD s Delivered against 3.4M in grant income over the past 10 years Leads the European Design for Micro & Nano manufacture community through the FP6 Network of Excellence (PATENT-DfMM)
7 Centre for Microsystems Engineering - Mission Research, training and industrial services in the Engineering Science associated with Design for Manufacture Technology for Micro & Nano Technology based Products Key Skills Design methodology, modelling & simulation of MNT based structures and systems. Fault tolerant design, design for test, condition monitoring and test engineering for MNT based systems. Integration technology for MNT based systems (packaging) Active Projects EU FP6 INTEGRAMplus" Integrated MNT Platforms & Services (IP), PATENT- DfMM Design for Micro & Nano Manufacture (NoE) and MINOS-EURONET Micro-Nanosystems European Network pursuing the integration of NMS and ACC in ERA. EPSRC "Nanoelectronics : from novelty toys to functional systems" and IeMRC projects SiP-Design and I-Health. HEIF / NWDA Science & Entrepreneurship training award in MNT
8 University of Greenwich Centre for Numerical Modelling and Process Analysis 5 Profs, 20+ Post Docs, 40 + PhD s One of largest groups in UK Electronics and Microsystems 2 Profs, 3 Post Doc s, 5 PhD s Over 2m of support since 1998 in electronics and microsystems modelling.
9 Expertise - Reliability Physics of Failure approach Exploitation of COTS Modelling to support HALT Thermal, Power Cycling, Vibration BGA s, Flip-Chip, etc. Consumer, Medical, Aerospace, automotive, etc. Accelerated Life Testing Fatigue, etc
10 Interest from NXP Solder Joint Reliability Wafer Level CSP SiP Modules Virtual Design of Experiments Thermo-mechanical Analysis Vertical Metallic Structures in Silicon Electro-magnetic analysis shielding of TV tuner device Diagnostics/Test Bench Embedded Test Low cost, high throughput embedded test solutions
11 Interest from Selex E-Scan Radar Technology Transmission/Receive Modules Power Amplifier + Core Chip High Power Density High Frequency Concerns Thermal Management CTE Miss-match Lead-Free Solders Modelling GaAs MMIC Transient Analysis for High Frequency Trade-off between electrical, thermal and mechanical 3W Si ASIC ASIC 0.5W
12 Progress to Date (1 st 9 months) NXP main driver with Flomerics and Coventor providing tool access Build a modeling & Simulation infrastructure to build a reliable SiP infrastructure (assembly and interconnect) Build a solution to monitoring stress and electromagnetic contamination within SiP packages Investigate embedded test solutions for both the SiP infrastructure and RF / functions with non-electrical interfaces.
13 Reduced Order Modelling (ROM): Model Reduction Techniques Order Reduction Techniques Proper Orthogonal Decomposition Krylov Subspace Methods Response Surface Analysis Compact Models Full Model PDES Space discretisation System of n ODEs Model Reduction Reduced system of r<<n ODEs
14 Assembly & Interconnect (NXP Demonstrator) Top passivation Passive die UF1 UF3 UF2 Active die PCB Objectives: Investigate the influence of various design parameters and their combinations on the reliability (life time) of SiP Perform sensitivity analysis and identify the most influential factor(s)
15 Failure Models Solder (SAC) γ Creep cr = A sinh n ( ασ ) exp( Q RT ) A n α Q/R Sn37Pb 9.6E Sn3.5Ag 9.0E Failure Model (Fatigue) N f = ( Wp) 1 Creep Strain Energy
16 Geometry One-eight of the SiP modelled due to symmetry Passive die UF1 Active die PCB Balls UF3 UF2
17 Von Misses Stress and Deformation Modes for SiP 11 11
18 Identifying Suitable Underfills Design Space Youngs Modulus CTE Design of Experiments Top passivation UF2 PCB Damage (Pa) Passive die UF1 UF3 Active die E (GPa) E(GPa) CTE (ppm/ C) CTE(ppm/C) 60 2
19 Reduced Order Model for Underfills The cost function that expresses Accumulated Creep Energy Density in terms of CTE (C) and Young Modulus (E) found by Composite Design Method appears to be quadratic 2 2 F( C, E) a be d E gc h = C + + C + + E + k a b d g h k Damage (Pa) E (GPa) o 20 C 60(ppm/ C) 2 E 6(GPa) S21 S16 S11 CTE (ppm/c) S6 S1
20 Identifying Critical Design Paramters What can designer change? Underfill 2 & 3 Die Size Die Thickness Top passivation UF2 PCB Passive die UF1 UF3 Active die Die Size Reinforcement (UF2) Underfill (UF3) Passive Die Thickness Actual values 7 7; 9 9; 11 11mm No; Yes No; Yes 200µm; 400 µm
21 Sensitivity Analysis A contribution of a critical parameter to the cost function appears linear f ( x, x, x, x ) = ax + bx + cx + dx + e Accumulated Creep Energy Density Actual values Values in f x 1 Size 7 7; 9 9; ; 0; 1 x 2 Reinforcement (UF2) No; Yes -1; 1 x 3 UF3 No; Yes -1; 1 x 4 Passive Die Thickness 200µm; 400 µm -1; 1
22 Sensitivity Analysis f( x, x, x, x ) = ax + bx + cx + dx + e The coefficients of the function have been determined by the Least Squares Method based on 18 experiments a b c d
23 Sensitivity Analysis f( x, x, x, x ) = ax + bx + cx + dx + e a b c d Most influential parameters: a (Size) the highest absolute value 40,000, positive The larger the size, the more the damage, the less reliable SiP c (UF3) the second highest absolute value 36,000, negative If present, the less the damage, the more reliable SiP
24 Status The presence of UF3 can improve reliability of the SiP Package CTE is the most influential CTE as low as possible Elastic Modulus as high as possible SiP design parameters SiP size and presence of UF3 are the most influential parameters Passive Die thickness and Presence of UF2 have smaller effect on solder joint reliability Recommendation: to improve reliability smaller package size with suitable UF3 and thinner Passive Die
25 Solder Ball Reliability Objective : Build an Analytic Method of Reliability for Solder Joint in Package Inter Metallic Layer (IMC) So ACK, Chan YC. Reliability studies of surface mount solder joints effect of Cu-Sn intermetallic compounds. IEEE Trans Comp Pack Manuf Technol Part B 1996; 19: Weibull distribution β : Weibull slope parameter η : Characteristic life parameter N : Random thermal life cycles to failure δ : IMC layer thickness
26 Inter Metallic Layer growth Reflow profile δ : IMC layer thickness t : Reflow time T : Temperature of reflow Dependence on reflow time (given temperature) : Dependence on temperature (given time) : * Ts : saturated temperature * More accurate than polynomial fitting proposed in Huang W, Loman JM, Sener B. Study of the effect of reflow time and temperature on Cu-Sn intermetallic compound layer reliability. Microelectronics reliability. 42(2002)
27 Results : 3D plots - Low reflow temperature Desirable interval [190,240] - As small a reflow time as possible
28 Status Reliability and MTTF of solder joint (63Sn37Pb) depend on reflow time and temperature. For high reliability we suggest reflow temperature between 190 o C & 240 o C. Avoid temperature between 250 o C and 270 o C. Reflow time is as low as possible. Next Investigate the lower limit of the reflow time. Extend this method to other solder material.
29 Electromagnetic Contamination Monitoring Investigated two antenna architectures : Dipole Loop Analytical model for these two antennas exists
30 Dipole: Simulation versus analytical model 1.00E E E E E E-09 h = 7.5cm 1.00E-01 h e = 7cm S max = 0.07 V/V/m C a = 1.37 pf Sensitivity (V/V/m) Analytical Simulation /1 Simulation /pt 1.00E E-03 Cl (F) 1.00E-04 MicroStripes simulation
31 Dipole: Simulation versus analytical model Without load H z (centre) = 1.33mA/A
32 Status Initiated work on standard EM probes Initiated simulation work using MicroStripes Working with Philips technology to design the EM probes Working with Philips to evaluate the shield effectiveness using MicroStripes Investigating Intra SiP coupling
33 Embedded Test Health Monitor Concept Vision : An embedded tester challenge : non-electrical interfaces Analog IC RF Electronic Digital IC - Production testing - Online testing - Reconfiguration Health monitor MEMS Memory SiP Standard test access Low cost Reusable, flexible, standard: programmable, reconfigurable Low performance -> low frequency Share by a lot of components Have a lot of functionalities : production testing, online testing and reconfiguration/reparation of the SiP to improve yield or reliability.
34 Example 1 RF Receiver / transceiver MEMS inductors, MEMS variable capacitance, MEMS switches, MEMS resonator, MEMS micro machined cavity, Micromachined transmission lines
35 Case study : RF MEMS capacitive switch UP DOWN Bridge Dielectric Substrate V bias RF choke RF in DC block DC block C up / C down RF out Equivalent schematic with passive components to superpose the actuation signal
36 MEMS switch : bias superposition C tf R tf V tr Enveloppe detector Test response analyser R act V bias V stim Actuation generator V act C p RF in C bl L ch V s C bl C stim RF out Test generator V in V out RF switch controller C up / C down Health Monitor Switch with passive components Passive components integrated on the substrate
37 MEMS switch : bias superposition Actuation generator output RF line voltage UP DOWN Amplitude variation Switch output Test response In the UP state, the capacitance measurement is affected by parasitic capacitances. Stiction and breakdown of the dielectric should be detected
38 Status Low frequency testing of a RF MEMS switch by the a low cost Health Monitor is possible although limited by parasitic impedances The feasibility of this technique should be proven on other devices to build a Health Monitor
39 Outputs 3 Conference Papers IEEE IMSTW, June 2006, Edinburgh. NMI / EPPIC workshop on wafer level packaging, June 27th 2006, Cambridge. IEEE EPTC, December 2006, Singapore Invitation for Journal Article in Circuit World Invitation for FP7 Proposal Collaboration
40 Conclusions SiP technology is complex and now the primary packaging platform for integrated MEMS Research challenges associated with manufacturability extensive and beyond the scope of the project Initial work focused on 4 challenges Assembly reliability, solder ball reliability, electromagnetic contamination and embedded test Future focus on assembly and interconnect reliability simulation Electromagnetic contamination and embedded test handled by I-Health Looking to FP7 for further support in cooperation with French national project AMELIA.
Smart Devices of 2025
Smart Devices of 2025 Challenges for Packaging of Future Device Technologies Steve Riches/Kevin Cannon Tribus-D Ltd CW Workshop 27 March 2018 E:mail: info@tribus-d.uk M: 07804 980 954 Assembly Technology
More informationCo-design for Low Warpage and High Reliability in Advanced Package with TSV- Free Interposer (TFI)
2017 IEEE 67th Electronic Components and Technology Conference Co-design for Low Warpage and High Reliability in Advanced Package with TSV- Free Interposer (TFI) F.X. Che*, M. Kawano, M.Z. Ding, Y. Han,
More informationFlip-Chip for MM-Wave and Broadband Packaging
1 Flip-Chip for MM-Wave and Broadband Packaging Wolfgang Heinrich Ferdinand-Braun-Institut für Höchstfrequenztechnik (FBH) Berlin / Germany with contributions by F. J. Schmückle Motivation Growing markets
More informationSystem in Package Workshop
TWI, Granta Park, Abington, Cambridge 12th December 2007 The IeMRC s System in Package Workshop took place on 12 th December 2007 at TWI s Granta Park facility near Cambridge. The event was opened by Dr
More informationPOSSUM TM Die Design as a Low Cost 3D Packaging Alternative
POSSUM TM Die Design as a Low Cost 3D Packaging Alternative The trend toward 3D system integration in a small form factor has accelerated even more with the introduction of smartphones and tablets. Integration
More informationA Miniaturized Multi-Channel TR Module Design Based on Silicon Substrate
Progress In Electromagnetics Research Letters, Vol. 74, 117 123, 2018 A Miniaturized Multi-Channel TR Module Design Based on Silicon Substrate Jun Zhou 1, 2, *, Jiapeng Yang 1, Donglei Zhao 1, and Dongsheng
More informationThermal Cycling and Fatigue
Thermal Cycling and Fatigue Gil Sharon Introduction The majority of electronic failures are thermo-mechanically related by thermally induced stresses and strains. The excessive difference in coefficients
More information3D Integration Using Wafer-Level Packaging
3D Integration Using Wafer-Level Packaging July 21, 2008 Patty Chang-Chien MMIC Array Receivers & Spectrographs Workshop Pasadena, CA Agenda Wafer-Level Packaging Technology Overview IRAD development on
More informationThe Future of Packaging ~ Advanced System Integration
The Future of Packaging ~ Advanced System Integration Enabling a Microelectronic World R. Huemoeller SVP, Adv. Product / Platform Develop June 2013 Product Segments End Market % Share Summary 2 New Product
More informationRecent Developments in Multifunctional Integration. Stephan Guttowski, Head of Technology Park»Heterointegration«, Fraunhofer FMD
Recent Developments in Multifunctional Integration Stephan Guttowski, Head of Technology Park»Heterointegration«, Fraunhofer FMD Founding Participants 2 One-Stop-Shop for developments from wafer technologies
More informationResearch in Support of the Die / Package Interface
Research in Support of the Die / Package Interface Introduction As the microelectronics industry continues to scale down CMOS in accordance with Moore s Law and the ITRS roadmap, the minimum feature size
More informationSiP packaging technology of intelligent sensor module. Tony li
SiP packaging technology of intelligent sensor module Tony li 2016.9 Contents What we can do with sensors Sensor market trend Challenges of sensor packaging SiP technology to overcome challenges Overview
More informationREDUCED 2ND LEVEL SOLDER JOINT LIFE TIME OF LOW-CTE MOLD COMPOUND PACKAGES
REDUCED 2ND LEVEL SOLDER JOINT LIFE TIME OF LOW-CTE MOLD COMPOUND PACKAGES NOORDWIJK, THE NETHERLANDS 20-22 MAY 2014 Bart Vandevelde (1), Riet Labie (1), Lieven Degrendele (2), Maarten Cauwe (2), Johan
More informationOnline Monitoring for Automotive Sub-systems Using
Online Monitoring for Automotive Sub-systems Using 1149.4 C. Jeffrey, A. Lechner & A. Richardson Centre for Microsystems Engineering, Lancaster University, Lancaster, LA1 4YR, UK 1 Abstract This paper
More informationHigh Efficient Heat Dissipation on Printed Circuit Boards. Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH
High Efficient Heat Dissipation on Printed Circuit Boards Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH m.wille@se-pcb.de Introduction 2 Heat Flux: Q x y Q z The substrate (insulation)
More informationModelling the Impact of Conformal Coating Penetration on QFN Reliability
Modelling the Impact of Conformal Coating Penetration on QFN Reliability Chunyan Yin, Stoyan Stoyanov, Chris Bailey Department of Mathematical Sciences University of Greenwich London, UK. SElO 9LS c.yin@gre.ac.uk
More informationWhen Should You Apply 3D Planar EM Simulation?
When Should You Apply 3D Planar EM Simulation? Agilent EEsof EDA IMS 2010 MicroApps Andy Howard Agilent Technologies 1 3D planar EM is now much more of a design tool Solves bigger problems and runs faster
More informationSESUB - Its Leadership In Embedded Die Packaging Technology
SESUB - Its Leadership In Embedded Die Packaging Technology Sip Conference China 2018 TDK Corporation ECBC, PAF, SESUB BU Kofu, Japan October 17, 2018 Contents SESUB Introduction SESUB Process SESUB Quality
More informationFlexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology
Flexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology Scott Goodwin 1, Erik Vick 2 and Dorota Temple 2 1 Micross Advanced Interconnect Technology Micross
More informationMicro-nanosystems for electrical metrology and precision instrumentation
Micro-nanosystems for electrical metrology and precision instrumentation A. Bounouh 1, F. Blard 1,2, H. Camon 2, D. Bélières 1, F. Ziadé 1 1 LNE 29 avenue Roger Hennequin, 78197 Trappes, France, alexandre.bounouh@lne.fr
More informationPackaging Roadmap: The impact of miniaturization. Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007
Packaging Roadmap: The impact of miniaturization Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007 The Challenges for the Next Decade Addressing the consumer experience using the converged
More informationGetting the FLI Lead Out. Thomas J. De Bonis Assembly & Test Technology Development Technology and Manufacturing Group
Getting the FLI Lead Out Thomas J. De Bonis Assembly & Test Technology Development Technology and Manufacturing Group Lead has been used in flip chip FLI for decades. RoHS Exemption 15 was enacted in recognition
More informationPlan Optik AG. Plan Optik AG PRODUCT CATALOGUE
Plan Optik AG Plan Optik AG PRODUCT CATALOGUE 2 In order to service the high demand of wafers more quickly, Plan Optik provides off the shelf products in sizes from 2 up to 300mm diameter. Therefore Plan
More informationRF MEMS Simulation High Isolation CPW Shunt Switches
RF MEMS Simulation High Isolation CPW Shunt Switches Authored by: Desmond Tan James Chow Ansoft Corporation Ansoft 2003 / Global Seminars: Delivering Performance Presentation #4 What s MEMS Micro-Electro-Mechanical
More informationTGV2204-FC. 19 GHz VCO with Prescaler. Key Features. Measured Performance. Primary Applications Automotive Radar. Product Description
19 GHz VCO with Prescaler Key Features Frequency Range: 18.5 19.5 GHz Output Power: 7 dbm @ 19 GHz Phase Noise: -105 dbc/hz at 1 MHz offset, fc=19 GHz Prescaler Output Freq Range : 2.31 2.44 GHz Prescaler
More informationMAAP Power Amplifier, 15 W GHz Rev. V1. Features. Functional Schematic. Description. Pin Configuration 2. Ordering Information
Features 15 W Power Amplifier 42 dbm Saturated Pulsed Output Power 17 db Large Signal Gain P SAT >40% Power Added Efficiency Dual Sided Bias Architecture On Chip Bias Circuit 100% On-Wafer DC, RF and Output
More informationInnovative Electrical Thermal Co-design of Ultra-high Q TPV-based 3D Inductors. Glass Packages
2016 IEEE 66th Electronic Components and Technology Conference Innovative Electrical Thermal Co-design of Ultra-high Q TPV-based 3D Inductors in Glass Packages Min Suk Kim, Markondeya Raj Pulugurtha, Zihan
More informationZero-Bias Resonant Sensor with an Oxide-Nitride Layer as Charge Trap
Zero-Bias Resonant Sensor with an Oxide-Nitride Layer as Charge Trap Kwan Kyu Park, Mario Kupnik, Hyunjoo J. Lee, Ömer Oralkan, and Butrus T. Khuri-Yakub Edward L. Ginzton Laboratory, Stanford University
More informationMEMS for RF, Micro Optics and Scanning Probe Nanotechnology Applications
MEMS for RF, Micro Optics and Scanning Probe Nanotechnology Applications Part I: RF Applications Introductions and Motivations What are RF MEMS? Example Devices RFIC RFIC consists of Active components
More information57-65GHz CMOS Power Amplifier Using Transformer-Coupling and Artificial Dielectric for Compact Design
57-65GHz CMOS Power Amplifier Using Transformer-Coupling and Artificial Dielectric for Compact Design Tim LaRocca, and Frank Chang PA Symposium 1/20/09 Overview Introduction Design Overview Differential
More informationThe 3D silicon leader. March 2012
The 3D silicon leader March 2012 IPDiA overview Company located in Caen, Normandy, France Dedicated to manufacturing of integrated passive devices Employing 100 people and operating own wafer fab Strong
More informationThermal Management in the 3D-SiP World of the Future
Thermal Management in the 3D-SiP World of the Future Presented by W. R. Bottoms March 181 th, 2013 Smaller, More Powerful Portable Devices Are Driving Up Power Density Power (both power delivery and power
More informationInnovations in EDA Webcast Series
Welcome Innovations in EDA Webcast Series August 2, 2012 Jack Sifri MMIC Design Flow Specialist IC, Laminate, Package Multi-Technology PA Module Design Methodology Realizing the Multi-Technology Vision
More information3D/SiP Advanced Packaging Symposium Session II: Wafer Level Integration & Processing April 29, 2008 Durham, NC
3D/SiP Advanced Packaging Symposium Session II: Wafer Level Integration & Processing April 29, 2008 Durham, NC Off-Chip Coaxial to Coplanar Transition Using a MEMS Trench Monther Abusultan & Brock J. LaMeres
More informationMICROMACHINED INTERFEROMETER FOR MEMS METROLOGY
MICROMACHINED INTERFEROMETER FOR MEMS METROLOGY Byungki Kim, H. Ali Razavi, F. Levent Degertekin, Thomas R. Kurfess G.W. Woodruff School of Mechanical Engineering, Georgia Institute of Technology, Atlanta,
More informationA passive circuit based RF optimization methodology for wireless sensor network nodes. Article (peer-reviewed)
Title Author(s) Editor(s) A passive circuit based RF optimization methodology for wireless sensor network nodes Zheng, Liqiang; Mathewson, Alan; O'Flynn, Brendan; Hayes, Michael; Ó Mathúna, S. Cian Wu,
More informationFraunhofer IZM - ASSID
FRAUNHOFER-INSTITUT FÜR Zuverlässigkeit und Mikrointegration IZM Fraunhofer IZM - ASSID All Silicon System Integration Dresden Heterogeneous 3D Wafer Level System Integration 3D system integration is one
More informationApplication Note 5026
Surface Laminar Circuit (SLC) Ball Grid Array (BGA) Eutectic Surface Mount Assembly Application Note 5026 Introduction This document outlines the design and assembly guidelines for surface laminar circuitry
More informationHMC639ST89 / 639ST89E
v3.1 HMC63ST / 63STE AMPLIFIER,.2-4. GHz Typical Applications The HMC63ST(E) is ideal for: Cellular / PCS / 3G WiMAX, WiBro, & Fixed Wireless CATV & Cable Modem Microwave Radio IF and RF Sections Features
More information3D ICs: Recent Advances in the Industry
3D ICs: Recent Advances in the Industry Suresh Ramalingam Senior Director, Advanced Packaging Outline 3D IC Background 3D IC Technology Development Summary Acknowledgements Stacked Silicon Interconnect
More informationSignal Integrity Modeling and Measurement of TSV in 3D IC
Signal Integrity Modeling and Measurement of TSV in 3D IC Joungho Kim KAIST joungho@ee.kaist.ac.kr 1 Contents 1) Introduction 2) 2.5D/3D Architectures with TSV and Interposer 3) Signal integrity, Channel
More informationGalvanic Isolating Power Supplies From PCB to Chip & from Analogue to Digital
Tuesday, October 7th, 2014 Session 4: Magnetics Galvanic Isolating Power Supplies From PCB to Chip & from Analogue to Digital Matthias Radecker, Yujia Yang, Torsten Reich, René Buhl, Hans-Joachim Quenzer,
More informationThe 3D Silicon Leader
The 3D Silicon Leader 3D Silicon IPD for smaller and more reliable Implantable Medical Devices ATW on Advanced Packaging for Wireless Medical Devices Mohamed Mehdi Jatlaoui, Sébastien Leruez, Olivier Gaborieau,
More informationA RECONFIGURABLE IMPEDANCE MATCHING NETWORK EMPLOYING RF-MEMS SWITCHES
Author manuscript, published in "DTIP 2007, Stresa, lago Maggiore : Italy (2007)" Stresa, Italy, 25-27 April 2007 EMPLOYING RF-MEMS SWITCHES M. Bedani *, F. Carozza *, R. Gaddi *, A. Gnudi *, B. Margesin
More informationWafer-scale 3D integration of silicon-on-insulator RF amplifiers
Wafer-scale integration of silicon-on-insulator RF amplifiers The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationOrganic Packaging Substrate Workshop Overview
Organic Packaging Substrate Workshop Overview Organized by: International Electronics Manufacturing Initiative (inemi) Mario A. Bolanos November 17-18, 2009 1 Organic Packaging Substrate Workshop Work
More informationTechnology Development & Integration Challenges for Lead Free Implementation. Vijay Wakharkar. Assembly Technology Development Intel Corporation
Technology Development & Integration Challenges for Lead Free Implementation Vijay Wakharkar Assembly Technology Development Intel Corporation Legal Information THIS DOCUMENT AND RELATED MATERIALS AND
More informationAdvanced RF MEMS CAMBRIDGE UNIVERSITY PRESS. Edited by STEPAN LUCYSZYN. Imperial College London
Advanced RF MEMS Edited by STEPAN LUCYSZYN Imperial College London n CAMBRIDGE UNIVERSITY PRESS Contents List of contributors Preface List of abbreviations page xiv xvii xx Introduction 1 1.1 Introduction
More informationTAIPRO Engineering. Speaker: M. Saint-Mard Managing director. TAIlored microsystem improving your PROduct
TAIPRO Engineering MEMS packaging is crucial for system performance and reliability Speaker: M. Saint-Mard Managing director TAIPRO ENGINEERING SA Michel Saint-Mard Administrateur délégué m.saintmard@taipro.be
More informationFan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller
Fan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller Corporate Vice President, WW RnD & Technology Strategy 1 In the Beginning ewlb 2 Fan Out Packaging Emerges Introduction of Fan Out (ewlb) Marketed
More information--- An integrated 3D EM design flow for EM/Circuit Co-Design
ADS users group meeting 2009 Rome 13/05, Böblingen 14-15/05, Massy 16/06 --- An integrated 3D EM design flow for EM/Circuit Co-Design Motivations and drivers for co-design Throw-The-Die-Over-The-Wall,
More informationA Bandgap Voltage Reference Circuit Design In 0.18um Cmos Process
A Bandgap Voltage Reference Circuit Design In 0.18um Cmos Process It consists of a threshold voltage extractor circuit and a proportional to The behavior of the circuit is analytically described, a design
More informationA NOVEL METHOD FOR FATIGUE TESTING OF MEMS DEVICES CONTAINING MOVABLE ELEMENTS
Stresa, Italy, 5-7 April 007 A NOVEL METHOD FOR FATIGUE TESTING OF MEMS DEVICES CONTAINING MOVABLE ELEMENTS Z. Szűcs, M. Rencz Budapest University of Technology and Economics (BME), Department of Electron
More informationReliability of Solder Joint Quality on J-Lead Oscillators Using HALT with Lead and Lead Free Compositions
INTERNATIONAL MICROELECTRONICS AND PACKAGING SOCIETY Reliability of Solder Joint Quality on J-Lead Oscillators Using HALT with Lead and Lead Free Compositions Steve Laya Elite Electronic Engineering Todd
More informationEquivalent Circuit Model Overview of Chip Spiral Inductors
Equivalent Circuit Model Overview of Chip Spiral Inductors The applications of the chip Spiral Inductors have been widely used in telecommunication products as wireless LAN cards, Mobile Phone and so on.
More informationHigh Power RF MEMS Switch Technology
High Power RF MEMS Switch Technology Invited Talk at 2005 SBMO/IEEE MTT-S International Conference on Microwave and Optoelectronics Conference Dr Jia-Sheng Hong Heriot-Watt University Edinburgh U.K. 1
More informationINF 5490 RF MEMS. LN12: RF MEMS inductors. Spring 2011, Oddvar Søråsen Department of informatics, UoO
INF 5490 RF MEMS LN12: RF MEMS inductors Spring 2011, Oddvar Søråsen Department of informatics, UoO 1 Today s lecture What is an inductor? MEMS -implemented inductors Modeling Different types of RF MEMS
More informationRF MEMS Circuits Applications of MEMS switch and tunable capacitor
RF MEMS Circuits Applications of MEMS switch and tunable capacitor Dr. Jeffrey DeNatale, Manager, MEMS Department Electronics Division jdenatale@rwsc.com 85-373-4439 Panamerican Advanced Studies Institute
More informationTCP-3182H. 8.2 pf Passive Tunable Integrated Circuits (PTIC)
TCP-3182H 8.2 pf Passive Tunable Integrated Circuits (PTIC) Introduction ON Semiconductor s PTICs have excellent RF performance and power consumption, making them suitable for any mobile handset or radio
More informationPIEZOELECTRIC TRANSFORMER FOR INTEGRATED MOSFET AND IGBT GATE DRIVER
1 PIEZOELECTRIC TRANSFORMER FOR INTEGRATED MOSFET AND IGBT GATE DRIVER Prasanna kumar N. & Dileep sagar N. prasukumar@gmail.com & dileepsagar.n@gmail.com RGMCET, NANDYAL CONTENTS I. ABSTRACT -03- II. INTRODUCTION
More informationPackaged mm-wave GaN, GaAs and Si ICs for 5G and automotive radar
Packaged mm-wave GaN, GaAs and Si ICs for 5G and automotive radar Eric Leclerc UMS 1 st Nov 2018 Outline Why heterogenous integration? About UMS Technology portfolio Design tooling: Cadence / GoldenGate
More informationDesign, Characterization & Modelling of a CMOS Magnetic Field Sensor
Design, Characteriation & Modelling of a CMOS Magnetic Field Sensor L. Latorre,, Y.Bertrand, P.Haard, F.Pressecq, P.Nouet LIRMM, UMR CNRS / Universit de Montpellier II, Montpellier France CNES, Quality
More informationHMC599ST89 / 599ST89E. Features. The HMC599ST89(E) is ideal for: = +25 C MHz. Gain Variation Over Temperature MHz 0.
HMCST / STE Typical Applications v2.3 GaAs phemt MMIC LNA, Ohm - 1 MHz Features The HMCST(E) is ideal for: High P1 Output Power: +1 m VHF / UHF Antennas HDTV Receivers CMTS Equipment CATV, Cable Modem
More informationMMIC/RFIC Packaging Challenges Webcast (July 28, AM PST 12PM EST)
MMIC/RFIC Packaging Challenges Webcast ( 9AM PST 12PM EST) Board Package Chip HEESOO LEE Agilent EEsof 3DEM Technical Lead 1 Agenda 1. MMIC/RFIC packaging challenges 2. Design techniques and solutions
More informationSiTime University Turbo Seminar Series. December 2012 Reliability & Resilience
SiTime University Turbo Seminar Series December 2012 Reliability & Resilience Agenda SiTime s Silicon MEMS Oscillator Construction Built for High Volume Mass Production Best Electro Magnetic Susceptibility
More informationWaveguide-Mounted RF MEMS for Tunable W-band Analog Type Phase Shifter
Waveguide-Mounted RF MEMS for Tunable W-band Analog Type Phase Shifter D. PSYCHOGIOU 1, J. HESSELBARTH 1, Y. LI 2, S. KÜHNE 2, C. HIEROLD 2 1 Laboratory for Electromagnetic Fields and Microwave Electronics
More informationTechSearch International, Inc. Corporate Overview E. Jan Vardaman, President
TechSearch International, Inc. Corporate Overview E. Jan Vardaman, President Corporate Background Founded in 1987 and headquartered in Austin, Texas Recognized around the world as a leading consulting
More informationThe wireless industry
From May 2007 High Frequency Electronics Copyright Summit Technical Media, LLC RF SiP Design Verification Flow with Quadruple LO Down Converter SiP By HeeSoo Lee and Dean Nicholson Agilent Technologies
More informationPiezoelectric Aluminum Nitride Micro Electromechanical System Resonator for RF Application
Piezoelectric Aluminum Nitride Micro Electromechanical System Resonator for RF Application Prasanna P. Deshpande *, Pranali M. Talekar, Deepak G. Khushalani and Rajesh S. Pande Shri Ramdeobaba College
More informationMMIC: Introduction. Evangéline BENEVENT. Università Mediterranea di Reggio Calabria DIMET
Evangéline BENEVENT Università Mediterranea di Reggio Calabria DIMET 1 Evolution of electronic circuits: high frequency and complexity Moore s law More than Moore System-In-Package System-On-Package Applications
More informationTechnology Overview. MM-Wave SiGe IC Design
Sheet Code RFi0606 Technology Overview MM-Wave SiGe IC Design Increasing consumer demand for high data-rate wireless applications has resulted in development activity to exploit the mm-wave frequency range
More informationTrends in Advanced Packaging Technologies An IMAPS UK view
Trends in Advanced Packaging Technologies An IMAPS UK view Andy Longford Chair IMAPS UK 2007 9 PandA Europe IMAPS UK IeMRC Interconnection event December 2008 1 International Microelectronics And Packaging
More informationEfficient Electromagnetic Analysis of Spiral Inductor Patterned Ground Shields
Efficient Electromagnetic Analysis of Spiral Inductor Patterned Ground Shields James C. Rautio, James D. Merrill, and Michael J. Kobasa Sonnet Software, North Syracuse, NY, 13212, USA Abstract Patterned
More informationSession 4: Mixed Signal RF
Sophia Antipolis October 5 th & 6 th 2005 Session 4: Mixed Signal RF Technology, Design and Manufacture of RF SiP Chris Barratt, Michel Beghin, Insight SiP Insight SiP Summary Introduction Definition of
More informationDesign and Analysis of Novel Compact Inductor Resonator Filter
Design and Analysis of Novel Compact Inductor Resonator Filter Gye-An Lee 1, Mohamed Megahed 2, and Franco De Flaviis 1. 1 Department of Electrical and Computer Engineering University of California, Irvine
More informationA Miniaturized Wide-Band LTCC Based Fractal Antenna
A Miniaturized Wide-Band LTCC Based Fractal Antenna Farhan A. Ghaffar, Atif Shamim and Khaled N. Salama Electrical Engineering Program King Abdullah University of Science and Technology Thuwal 23955-6500,
More informationA10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram
LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department
More informationDesign of Duplexers for Microwave Communication Systems Using Open-loop Square Microstrip Resonators
International Journal of Electromagnetics and Applications 2016, 6(1): 7-12 DOI: 10.5923/j.ijea.20160601.02 Design of Duplexers for Microwave Communication Charles U. Ndujiuba 1,*, Samuel N. John 1, Taofeek
More informationThe Advantages of Integrated MEMS to Enable the Internet of Moving Things
The Advantages of Integrated MEMS to Enable the Internet of Moving Things January 2018 The availability of contextual information regarding motion is transforming several consumer device applications.
More informationEUFANET Toulouse conferences, November 28th-29th, 2011 Stéphane Bellenger, IPDiA
3D low-profile Silicon interposer using Passive Integration (PICS) and Advanced Packaging Solutions EUFANET Toulouse conferences, November 28th-29th, 2011 Stéphane Bellenger, IPDiA 3D Advanced Integration
More informationSilicon Interposers enable high performance capacitors
Interposers between ICs and package substrates that contain thin film capacitors have been used previously in order to improve circuit performance. However, with the interconnect inductance due to wire
More informationStandoff Height Measurement of Flip Chip Assemblies by Scanning Acoustic Microscopy
Standoff Height Measurement of Flip Chip Assemblies by Scanning Acoustic Microscopy C.W. Tang, Y.C. Chan, K.C. Hung and D.P. Webb Department of Electronic Engineering City University of Hong Kong Tat Chee
More informationDesign & Simulation of Multi Gate Piezoelectric FET Devices for Sensing Applications
Design & Simulation of Multi Gate Piezoelectric FET Devices for Sensing Applications Sunita Malik 1, Manoj Kumar Duhan 2 Electronics & Communication Engineering Department, Deenbandhu Chhotu Ram University
More informationInnovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538
Innovations Push Package-on-Package Into New Markets by Flynn Carson STATS ChipPAC Inc. 47400 Kato Rd Fremont, CA 94538 Copyright 2010. Reprinted from Semiconductor International, April 2010. By choosing
More informationMicroelectronic sensors for impedance measurements and analysis
Microelectronic sensors for impedance measurements and analysis Ph.D in Electronics, Computer Science and Telecommunications Ph.D Student: Roberto Cardu Ph.D Tutor: Prof. Roberto Guerrieri Summary 3D integration
More informationMiniaturising Motion Energy Harvesters: Limits and Ways Around Them
Miniaturising Motion Energy Harvesters: Limits and Ways Around Them Eric M. Yeatman Imperial College London Inertial Harvesters Mass mounted on a spring within a frame Frame attached to moving host (person,
More informationEMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING
EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING Henry H. Utsunomiya Interconnection Technologies, Inc. Suwa City, Nagano Prefecture, Japan henryutsunomiya@mac.com ABSTRACT This presentation will outline
More informationTrue Three-Dimensional Interconnections
True Three-Dimensional Interconnections Satoshi Yamamoto, 1 Hiroyuki Wakioka, 1 Osamu Nukaga, 1 Takanao Suzuki, 2 and Tatsuo Suemasu 1 As one of the next-generation through-hole interconnection (THI) technologies,
More informationManufacturing Development of a New Electroplated Magnetic Alloy Enabling Commercialization of PwrSoC Products
Manufacturing Development of a New Electroplated Magnetic Alloy Enabling Commercialization of PwrSoC Products Trifon Liakopoulos, Amrit Panda, Matt Wilkowski and Ashraf Lotfi PowerSoC 2012 CONTENTS Definitions
More informationLight source approach for silicon photonics transceivers September Fiber to the Chip
Light source approach for silicon photonics transceivers September 2014 Fiber to the Chip Silicon Photonics Silicon Photonics Technology: Silicon material system & processing techniques to manufacture
More informationInductor Modeling of Integrated Passive Device for RF Applications
Inductor Modeling of Integrated Passive Device for RF Applications Yuan-Chia Hsu Meng-Lieh Sheu Chip Implementation Center Department of Electrical Engineering 1F, No.1, Prosperity Road I, National Chi
More informationReference Diagram IDG-300. Coriolis Sense. Low-Pass Sensor. Coriolis Sense. Demodulator Y-RATE OUT YAGC R LPY C LPy ±10% EEPROM TRIM.
FEATURES Integrated X- and Y-axis gyro on a single chip Factory trimmed full scale range of ±500 /sec Integrated low-pass filters High vibration rejection over a wide frequency range High cross-axis isolation
More informationA TUNABLE GHz BANDPASS FILTER BASED ON SINGLE MODE
Progress In Electromagnetics Research, Vol. 135, 261 269, 2013 A TUNABLE 1.4 2.5 GHz BANDPASS FILTER BASED ON SINGLE MODE Yanyi Wang *, Feng Wei, He Xu, and Xiaowei Shi National Laboratory of Science and
More informationBody-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches
University of Pennsylvania From the SelectedWorks of Nipun Sinha 29 Body-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches Nipun Sinha, University of Pennsylvania Timothy S.
More informationSensors and actuators at NXP: bringing more than Moore to CMOS
Sensors and actuators at NXP: bringing more than Moore to CMOS Joost van Beek Senior Principal Scientist Corporate R&D, NXP Semiconductors Presented at the International Symposium on Advanced Hybrid Nano
More informationLogic Level Signal Isolation Technology Review. MARK CANTRELL Senior Applications Engineer
Logic Level Signal Isolation Technology Review MARK CANTRELL Senior Applications Engineer 3/20/2017 Agenda Isolation Basics Technology Overview Inductive Capacitive and Optical Comparisons What really
More informationInnovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow
Project Overview Innovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow Mar-2017 Presentation outline Project key facts Motivation Project objectives Project
More informationChallenges to Improving the Accuracy of High Frequency (120MHz) Test Systems
Challenges to Improving the Accuracy of High Frequency (120MHz) Test Systems Applied Power Electronics Conference March 25 th, 2017 Tampa, USA Zoran Pavlovic, Santosh Kulkarni, Satya Kubendran, Cristina
More informationChapter 2. Literature Review
Chapter 2 Literature Review 2.1 Development of Electronic Packaging Electronic Packaging is to assemble an integrated circuit device with specific function and to connect with other electronic devices.
More informationLaser Solder Attach for Optoelectronics Packages
1 Laser Solder Attach for Optoelectronics Packages Elke Zakel, Lars Titerle, Thomas Oppert, Ronald G. Blankenhorn* Pac Tech Packaging Technologies GmbH Am Schlangenhorst 15-17, Germany Phone:+ 49 (0) 33
More information